共 5 条
[1]
Mizuno H, 1995, 1995 SYMPOSIUM ON VLSI CIRCUITS, P25, DOI 10.1109/VLSIC.1995.520671
[2]
A 1.9-μm2 loadless CMOS four-transistor SRAM cell in a 0.18-μm logic technology
[J].
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST,
1998,
:643-646
[3]
Osada K., 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), P168, DOI 10.1109/ISSCC.2001.912589
[4]
SEEVINCK E, 1987, IEEE JSSCC SC, V22
[5]
0.4-V logic library friendly SRAM array using rectangular-diffusion cell and delta-boosted-array-voltage scheme
[J].
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS,
2002,
:170-173