A fully integrated 10-Gb/s receiver with adaptive optical dispersion equalizer in 0.13-μm CMOS

被引:7
作者
Momtaz, Afshin [1 ]
Chung, David [1 ]
Kocaman, Namik [1 ]
Cao, Jun [1 ]
Caresosa, Mario [1 ]
Zhang, Bo [1 ]
Fujimori, Ichiro [1 ]
机构
[1] Broadcom, Irvine, CA 92618 USA
关键词
adaptive equalizer; continuous-time filter; decision feedback equalizer; delay-locked loop; optical dispersion; single mode fiber;
D O I
10.1109/JSSC.2007.892166
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 10 Gb/s receiver, containing an adaptive equalizer, a clock and data recovery, and a de-multiplexer, is implemented in 0.13-mu m CMOS. The chip is intended for long-haul optical fiber links where chromatic and polarization mode dispersions are reach-limiting factors. The equalization is performed by a continuous time filter and a two-tap decision feedback equalizer while automatic threshold and phase adjustments are embedded in the CDR. Use of an analog equalizer with digital adaptation garners total power dissipation of 950 mw. Error-free operation over 200 km of single mode fiber is demonstrated. With 140 kin of single mode fiber, optical signal to noise ratio penalty is only 2 dB. Differential group delay of 100 ps can also be tolerated.
引用
收藏
页码:872 / 880
页数:9
相关论文
共 24 条
[1]   Maximum-likelihood sequence estimation in dispersive optical channels [J].
Agazzi, OE ;
Hueda, MR ;
Carrer, HS ;
Crivelli, DE .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2005, 23 (02) :749-763
[2]   A 10-Gb/s two-dimensional eye-opening monitor in 0.13-μm standard CMOS [J].
Analui, B ;
Rylyakov, A ;
Rylov, S ;
Meghelli, M ;
Hajimiri, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2689-2699
[3]   Equalization and FEC techniques for optical transceivers [J].
Azadet, K ;
Haratsch, EF ;
Kim, H ;
Saibi, F ;
Saunders, JH ;
Shaffer, M ;
Song, L ;
Yu, ML .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) :317-327
[4]   A 4.8-6.4-Gb/s serial link for backplane applications using decision feedback equalization [J].
Balan, V ;
Caroselli, J ;
Chern, JG ;
Chow, C ;
Dadi, R ;
Desai, C ;
Fang, L ;
Hsu, D ;
Joshi, P ;
Kimura, H ;
Liu, CY ;
Pan, TW ;
Park, R ;
You, C ;
Zeng, Y ;
Zhang, E ;
Zhong, F .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) :1957-1967
[5]   A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization [J].
Beukema, T ;
Sorna, M ;
Selander, K ;
Zier, S ;
Ji, BL ;
Murfet, P ;
Mason, J ;
Rhee, W ;
Ainspan, H ;
Parker, B ;
Beakes, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2633-2645
[6]   Adaptive PMD compensation by electrical and optical techniques [J].
Buchali, F ;
Bülow, H .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2004, 22 (04) :1116-1126
[7]   PMD mitigation at 10Gbit/s using linear and nonlinear integrated electronic equaliser circuits [J].
Bülow, H ;
Buchali, F ;
Baumert, W ;
Ballentin, R ;
Wehren, T .
ELECTRONICS LETTERS, 2000, 36 (02) :163-164
[8]   OC-192 transmitter and receiver in standard 0.18-μm CMOs [J].
Cao, J ;
Green, M ;
Momtaz, A ;
Vakilian, K ;
Chung, D ;
Jen, KC ;
Caresosa, M ;
Wang, X ;
Tan, WG ;
Cai, YJ ;
Fujimori, I ;
Hairapetian, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1768-1780
[9]   Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS [J].
Henrickson, L ;
Shen, D ;
Nellore, U ;
Ellis, A ;
Oh, J ;
Wang, H ;
Capriglione, G ;
Atesoglu, A ;
Yang, A ;
Wu, P ;
Quadri, S ;
Crosbie, D .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) :1595-1601
[10]   A multigigabit backplane transceiver core in 0.13-μm CMOS with a power-efficient equalization architecture [J].
Krishna, K ;
Yokoyama-Martin, DA ;
Caffee, A ;
Jones, C ;
Loikkanen, M ;
Parker, J ;
Segelken, R ;
Sonntag, JL ;
Stonick, J ;
Titus, S ;
Weinlader, D ;
Wolfer, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (12) :2658-2666