An on-chip spectrum analyzer for analog built-in testing

被引:24
作者
Méndez-Rivera, MG [1 ]
Valdes-Garcia, A [1 ]
Silva-Martinez, J [1 ]
Sánchez-Sinencio, E [1 ]
机构
[1] Texas A&M Univ, Analog & Mixed Signal Ctr, College Stn, TX 77843 USA
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2005年 / 21卷 / 03期
关键词
built-in testing; analog IC test; frequency response; switched-capacitor circuits;
D O I
10.1007/s10836-005-6351-y
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an analog built-in testing (BIT) architecture and its implementation. It enables the frequency response and harmonic distortion characterizations of an integrated device-under-test (DUT) through a digital off-chip interface. External analog instrumentation is avoided, reducing test time and cost. The proposed on-chip testing scheme uses a digital frequency synthesizer and a simple signal generator synchronized with a switched capacitor bandpass filter. A general methodology for the use of this structure in the functional verification of a DUT is also provided. The circuit-level design and experimental results of an integrated prototype in standard CMOS 0.5 mu m technology are presented to demonstrate the feasibility of the proposed BIT technique.
引用
收藏
页码:205 / 219
页数:15
相关论文
共 25 条
[1]  
[Anonymous], 114941999 IEEE
[2]   Oscillation built-in self test (OBIST) scheme for functional and structural testing of analog and mixed-signal integrated circuits [J].
Arabi, K ;
Kaminska, B .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :786-795
[3]  
AUSIN JL, 2003, IEEE T CIRCUITS SYST, V50
[4]   A 3-V 0.5-mu m CMOS A/D audio processor for a microphone array [J].
Balestro, F ;
Fraisse, V ;
Martel, G ;
Morche, D ;
Senn, P ;
LeTourneur, G ;
Mahieux, Y .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) :1122-1126
[5]   A 200-Ms/s 10-mW switched-capacitor filter in 0.5-μm CMOS technology [J].
Baschirotto, A ;
Severi, E ;
Castello, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (08) :1215-1219
[6]  
Bicakci A, 2003, ISSCC DIG TECH PAP I, V46, P414
[7]   DC built-in self-test for linear analog circuits [J].
Chatterjee, A ;
Kim, BC ;
Nagi, N .
IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (02) :26-33
[8]   On-chip analog signal generation for mixed-signal built-in self-test [J].
Dufort, B ;
Roberts, GW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) :318-330
[9]   A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits [J].
Hafed, MM ;
Abaskharoun, N ;
Roberts, GW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (04) :499-514
[10]  
HUANG JL, 2000, P AS S PAC DES AUT C, P605