Scalability evaluation of an FPGA-based multi-core architecture with hardware-enforced domain partitioning

被引:4
作者
Kliem, Daniel [1 ]
Voigt, Sven-Ole [1 ]
机构
[1] Hamburg Univ Technol TUHH, Inst Reliable Comp, D-21073 Hamburg, Germany
关键词
FPGA; MPSoC; Domain partitioning; Shared memory; Performance evaluation; Bus-centric architecture;
D O I
10.1016/j.micpro.2014.02.006
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
There is a trend towards to dense integration of embedded systems for cost, weight, and power savings. Integration of multiple critical software functions in a single embedded platform requires domain partitioning. Groups of independent software functions exist in isolated domains to maintain individual functional correctness, even in presence of errors. Software solutions such as Real-Time Operating Systems (RTOS) with time and space partitioning are state-of-the-art segregation approaches. As an alternative to these existing solutions, we present a robust, reliable, and efficient architecture with segregation support for safety- and security-critical embedded systems. Our solution hosts different software functions on a platform with as few hardware components as possible: the System-on-a-Chip (SoC) approach. The proposed architecture instantiates multiple self-contained soft processor systems on a single chip. The architecture offers hardware-enforced segregation and is completely transparent to software applications. We demonstrate this aspect by running multiple segregated instances of unmodified off-the-shelf Linux systems from a shared memory device. Since our architecture targets reconfigurable platforms, it is also flexible and can be tailored to application-specific needs at design time. Segregation is achieved with a hierarchical connection of memory busses by secure bus bridges. The bridges perform caching, prefetching, and burst accesses to efficiently avoid temporal conflicts on shared resources. Hence, our secure bridges allow to use soft processors for critical designs. We implement several prototypes and evaluate them by using novel bus observers for characterization of bus-centric architectures. Finally, we show the effectiveness of our implemented optimizations. (C) 2014 Elsevier B.V. All rights reserved.
引用
收藏
页码:845 / 859
页数:15
相关论文
共 38 条
  • [1] Aeroflex Gaisler A B, 2012, GRMON USERS MANUAL
  • [2] Aeroflex Gaisler A B, 2012, GRLIB IP LIB USERS M
  • [3] Aeroflex Gaisler AB, 2008, LEON3 GRLIB SOC IP L
  • [4] Altera Corp, 2011, STRAT 4 DEV HDB SIV5
  • [5] Altera Corp, 2011, DSN2816200470 NIOS 2
  • [6] Amdahl, 1967, AFIPS C P, P483, DOI DOI 10.1145/1465482.1465560
  • [7] [Anonymous], 1997, ARINC 651 DES GUID I
  • [8] [Anonymous], 1992, SOFTW CONS AIRB SYST
  • [9] [Anonymous], 7 SER FPGAS OV DS180
  • [10] ARINC Inc, 2010, 6533 ARINC