High-resolution characterization of ultrashallow junctions by measuring in vacuum with scanning spreading resistance microscopy

被引:64
作者
Zhang, L.
Ohuchi, K.
Adachi, K.
Ishimaru, K.
Takayanagi, M.
Nishiyama, A.
机构
[1] Toshiba Co Ltd, Ctr Corp Res & Dev, Adv LSI Technol Lab, Saiwai Ku, Kawasaki, Kanagawa 2128582, Japan
[2] Toshiba Co Ltd, Semicond Co, Ctr Semicond Res & Dev, Isogo Ku, Kanagawa 2358522, Japan
关键词
D O I
10.1063/1.2736206
中图分类号
O59 [应用物理学];
学科分类号
摘要
The spatial resolution of scanning spreading resistance microscopy has been limited by using conventional probes when measuring in air. Sufficient electric contact of a probe-sample has been difficult to obtain in air due to the existence of moisture/contamination. Two-dimensional carrier profiling of nanoscale silicon devices is performed in a vacuum with conventional probes, and a high spatial resolution is obtained. Ultrashallow junctions down to 10 nm are measured accurately with high reproducibility. Experimental results show that a good electric contact between probe and sample is important for obtaining high spatial resolution. (C) 2007 American Institute of Physics.
引用
收藏
页数:3
相关论文
共 6 条
[1]  
Adachi K, 2005, 2005 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P142
[2]   Sub-5-nm-spatial resolution in scanning spreading resistance microscopy using full-diamond tips [J].
Alvarez, D ;
Hartwich, J ;
Fouchier, M ;
Eyben, P ;
Vandervorst, W .
APPLIED PHYSICS LETTERS, 2003, 82 (11) :1724-1726
[3]   10-15 nm ultrashallow junction formation by flash-lamp annealing [J].
Ito, T ;
Iinuma, T ;
Murakoshi, A ;
Akutsu, H ;
Suguro, K ;
Arikado, T ;
Okumura, K ;
Yoshioka, M ;
Owada, T ;
Imaoka, Y ;
Murayama, H ;
Kusuda, T .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2002, 41 (4B) :2394-2398
[4]   Probing carriers in two-dimensional systems with high spatial resolution by scanning spreading resistance microscopy [J].
Maknys, K ;
Douhéret, O ;
Anand, S .
APPLIED PHYSICS LETTERS, 2003, 83 (11) :2184-2186
[5]   CMOS design near the limit of scaling [J].
Taur, Y .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :213-222
[6]  
Tsujii H, 2005, Fifth International Workshop on Junction Technology, P107