A Dynamic Cache Reconfiguration Platform for Soft Real-Time Systems

被引:0
作者
Navarro, Osvaldo [1 ]
Leiding, Tim [1 ]
Huebner, Michael [1 ]
机构
[1] Ruhr Univ Bochum, Dept Elect Engn & Informat Technol, Bochum, Germany
来源
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016) | 2016年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dynamic Cache Reconfiguration (DCR) significantly improves performance and energy consumption. However, implementing this technique in real-time systems is non-trivial, because it introduces unpredictability to the system. The few DCR approaches for soft real-time systems that have been proposed rely on offline preprocessing and exhaustive simulation. In this paper, a dynamic cache reconfiguration platform for soft real-time systems is proposed. Our platform enables the design of DCR algorithms in a soft real-time simulation environment and obtains statistics in terms of performance, energy consumption and real-time accuracy. We also developed two fully online DCR heuristics for soft real-time systems, which do not rely on any offline processing or simulation. Our results show that our heuristics significantly improve the energy consumption and performance of the cache while keeping a minor impact on timing constraints for most of our test applications.
引用
收藏
页码:388 / 391
页数:4
相关论文
共 9 条
[1]  
[Anonymous], 2006, HPL200686
[2]  
Burger D., 1996, EVALUATING FUTURE MI
[3]   MiBench: A free, commercially representative embedded benchmark suite [J].
Guthaus, MR ;
Ringenberg, JS ;
Ernst, D ;
Austin, TM ;
Mudge, T ;
Brown, RB .
WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, 2001, :3-14
[4]  
Henning J., 2011, SPEC CPU2006 DOCUMEN
[5]  
Liu J., 2000, Real-Time Systems
[6]  
Wang W., 2012, ACM T EMBEDDED COMPU
[7]  
Wang WX, 2011, DES AUT CON, P948
[8]  
Zhang C., 2004, ACM T EMBED COMPUT S, V3, P407
[9]   A highly configurable cache architecture for embedded systems [J].
Zhang, CJ ;
Vahid, F ;
Najjar, W .
30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, :136-146