Generalized Very High Throughput Unrolled LDPC Layered Decoder

被引：0

作者：

Amaricai, Alexandru ^{[1
]}

Stein, Daian ^{[1
]}

Boncalo, Oana ^{[1
]}

机构：

[1] Univ Politehn Timisoara, Timisoara, Romania

来源：

2020 28TH TELECOMMUNICATIONS FORUM (TELFOR) | 2020年

关键词：

LDPC decoding; layered scheduling; unrolled architectures; PARITY-CHECK CODES;

D O I：

10.1109/telfor51502.2020.9306537

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

Unrolled layered LDPC architectures have been shown to obtain tens of Gbps throughputs. These types of decoders are well suited to array LDPC codes, for which they present improved throughput. In this paper, we propose a generalization for unrolled layered LDPC decoding architectures, by employing the residue-based layered scheduling when merging multiple layers. This way, we can efficiently implement unrolled decoding architecture for any QC-LDPC (Quasi-Cyclic LDPC) codes. FPGA implementation results for WiMAX Rate 5/6 show that 35-41 Gbps throughputs are achievable using this architecture.

引用

页码：113 / 116

页数：4

共 14 条

[1]

[Anonymous], 2017, 2017 IEEE NORD CIRC

[2]

Boncalo Oana, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P225, DOI 10.1109/ISVLSI.2017.47

[3] Layered LDPC Decoders With Efficient Memory Access Scheduling and Mapping and Built-In Support for Pipeline Hazards Mitigation [J].

Boncalo, Oana ;

Kolumban-Antal, Gyorgy ;

Amaricai, Alexandru ;

Savin, Valentin ;

Declercq, David .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (04) :1643-1656

[4] Memory trade-offs in layered self-corrected min-sum LDPC decoders [J].

Boncalo, Oana ;

Amaricai, Alexandru ;

Mihancea, Petru Florin ;

Savin, Valentin .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 87 (02) :169-180

[5] An Imprecise Stopping Criterion Based on In-Between Layers Partial Syndromes [J].

Declercq, D. ;

Savin, V. ;

Boncalo, O. ;

Ghaffari, F. .

IEEE COMMUNICATIONS LETTERS, 2018, 22 (01) :13-16

[6]

Declercq David, 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing (ISTC 2010), P11, DOI 10.1109/ISTC.2010.5613861

[7] Quasi-cyclic low-density parity-check codes from circulant permutation matrices [J].

Fossorier, MPC .

IEEE TRANSACTIONS ON INFORMATION THEORY, 2004, 50 (08) :1788-1793

[8] Reduced complexity iterative decoding of low-density parity check codes based on belief propagation [J].

Fossorier, MPC ;

Mihaljevic, M ;

Imai, H .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (05) :673-680

[9] A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing [J].

Ghanaatian, Reza ;

Balatsoukas-Stimming, Alexios ;

Mueller, Thomas Christoph ;

Meidlinger, Michael ;

Matz, Gerald ;

Teman, Adam ;

Burg, Andreas .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (02) :329-340

[10]

Hocevar DE, 2004, 2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, P107

← 1 2 →