Program and verify word-line voltage regulator for multilevel Flash memories

被引:0
|
作者
Khouri, O
Micheloni, R
Campardo, G
Torelli, G
机构
[1] STMicroelect, Memory Prod Grp R&D, I-27100 Pavia, Italy
[2] STMicroelect, Memory Prod Grp, I-20041 Agrate Brianza, MI, Italy
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
flash memories; multilevel storage; program and verify; voltage regulator; staircase voltage generator;
D O I
10.1023/A:1021984918911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a word-line voltage generator for multilevel (ML) Flash memory programming. The required voltages are provided by a regulator supplied by an on-chip charge-pump voltage multiplier. A feedback loop including a digitally programmable resistive divider generates the staircase-shaped waveform needed for adequate ML programming accuracy as well as the read/verify voltage required for read and verify operations. A high-swing controlled-discharge circuit minimizes the settling time when switching from program to verify phases and vice versa. The same generator is used to provide the voltage required in read and in program mode, thus saving silicon area and minimizing current consumption. Experimental results of the proposed circuit integrated in a 4-level-cell 64-Mb NOR-type Flash memory are presented.
引用
收藏
页码:119 / 131
页数:13
相关论文
共 50 条
  • [41] Achieving Defect-Free Multilevel 3D Flash Memories with One-Shot Program Design
    Ho, Chien-Chung
    Li, Yung-Chun
    Chang, Yuan-Hao
    Chang, Yu-Ming
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [42] Effect of Word-Line Bias on Linearity of Multi-Level Conductance Steps for Multi-Layer Neural Networks Based on NAND Flash Cells
    Lee, Sung-Tae
    Lim, Suhwan
    Choi, Nagyong
    Bae, Jong-Ho
    Kwon, Dongseok
    Kim, Hyeong-Su
    Park, Byung-Gook
    Lee, Jong-Ho
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2020, 20 (07) : 4138 - 4142
  • [43] PROGRAMMING AND PROGRAM-VERIFICATION METHODS FOR LOW-VOLTAGE FLASH MEMORIES USING A SECTOR PROGRAMMING SCHEME
    KIMURA, K
    TANAKA, T
    KATO, M
    ADACHI, T
    OGURA, K
    KUME, H
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 832 - 837
  • [44] Near Threshold Voltage Word-Line Voltage Injection Self-Convergence Scheme for Local Electron Injected Asymmetric Pass Gate Transistor 6T-SRAM
    Miyaji, Kousuke
    Shinozuka, Yasuhiro
    Miyano, Shinji
    Takeuchi, Ken
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (08) : 1635 - 1643
  • [45] Single bit-line 8T SRAM cell with asynchronous dual word-line control for bit-interleaved ultra-low voltage operation
    Huang, Chi-Ray
    Chiou, Lih-Yih
    IET CIRCUITS DEVICES & SYSTEMS, 2018, 12 (06) : 713 - 719
  • [46] Boosted Bit Line Program Scheme for Low Operating Voltage MLC NAND Flash Memory
    Song, Youngsun
    Park, Ki-Tae
    Kang, Myounggon
    Song, Yunheub
    Lee, Sungsoo
    Lim, Youngho
    Suh, Kang-Deog
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03) : 423 - 425
  • [47] Word line program disturbance based data retention error recovery strategy for MLC NAND Flash
    Ma, Haozhi
    Pan, Liyang
    Song, Changlai
    Gao, Zhongyi
    Wu, Dong
    Xu, Jun
    SOLID-STATE ELECTRONICS, 2015, 109 : 1 - 7
  • [48] Charge-transferred presensing, negatively precharged word-line, and temperature-insensitive power-up schemes for low-voltage DRAMs
    Sim, JY
    Kwon, KW
    Chun, KC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (04) : 694 - 703
  • [49] Bit-line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories
    Kawahara, T
    Kobayashi, T
    Jyouno, Y
    Saeki, S
    Miyamoto, N
    Adachi, T
    Kato, M
    Sato, A
    Yugami, J
    Kume, H
    Kimura, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) : 1590 - 1600
  • [50] A novel soft-program for a narrow erased state Vt distribution, read disturbance suppression and over-program annihilation in multilevel cell flash memories
    Yeh, CC
    Fan, TH
    Lu, TC
    Wang, TH
    Pan, S
    Lu, CY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (4B): : 2044 - 2049