Program and verify word-line voltage regulator for multilevel Flash memories

被引:0
|
作者
Khouri, O
Micheloni, R
Campardo, G
Torelli, G
机构
[1] STMicroelect, Memory Prod Grp R&D, I-27100 Pavia, Italy
[2] STMicroelect, Memory Prod Grp, I-20041 Agrate Brianza, MI, Italy
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
flash memories; multilevel storage; program and verify; voltage regulator; staircase voltage generator;
D O I
10.1023/A:1021984918911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a word-line voltage generator for multilevel (ML) Flash memory programming. The required voltages are provided by a regulator supplied by an on-chip charge-pump voltage multiplier. A feedback loop including a digitally programmable resistive divider generates the staircase-shaped waveform needed for adequate ML programming accuracy as well as the read/verify voltage required for read and verify operations. A high-swing controlled-discharge circuit minimizes the settling time when switching from program to verify phases and vice versa. The same generator is used to provide the voltage required in read and in program mode, thus saving silicon area and minimizing current consumption. Experimental results of the proposed circuit integrated in a 4-level-cell 64-Mb NOR-type Flash memory are presented.
引用
收藏
页码:119 / 131
页数:13
相关论文
共 50 条
  • [31] Reliability Degeneration Mechanisms of the 20-nm Flash Memories Due to the Word Line Stress
    Jung, Hyun Soo
    Ryu, Ju Tae
    Yoo, Keon-Ho
    Kim, T. W.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (02) : 1669 - 1671
  • [32] Failure Analysis of Off-state Leakage in High-voltage Word-line Decoder Circuit of Memory Device
    Lai, K. W.
    Teng, A. S.
    Tu, C. H.
    Chang, T. Y.
    Hsueh, Julia
    Lee, M. -Y.
    Kuo, Albert
    Chao, Y. H.
    Hu, Scott
    Tzeng, U. J.
    Lu, C. -Y.
    2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 1 - 4
  • [33] Alpha-SER determination from Word-line Voltage Margin (WVM) measurements: Design architecture and experimental results
    Torrens, Gabriel
    de Paul, Ivan
    Alorda, Bartomeu
    Bota, Sebastia
    Segura, Jaume
    2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
  • [34] SRAM Alpha-SER Estimation From Word-Line Voltage Margin Measurements: Design Architecture and Experimental Results
    Torrens, G.
    de Paul, I.
    Alorda, B.
    Bota, S.
    Segura, J.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1849 - 1855
  • [35] Multilevel dual-channel NAND flash memories with high-speed read and verifying program
    Kim, Jae-Ho
    Lee, Joung-Woo
    Mun, Kyung-Sik
    Kim, Tae Whan
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 382 - 383
  • [36] A 44-mm2 four-bank eight-word page-read 64-Mb flash memory with flexible block redundancy and fast accurate word-line voltage controller
    Tanzawa, T
    Umezawa, A
    Taura, T
    Shiga, H
    Hara, T
    Takano, Y
    Miyaba, T
    Tokiwa, N
    Watanabe, K
    Watanabe, H
    Masuda, K
    Naruke, K
    Kato, H
    Atsumi, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1485 - 1492
  • [37] A selective verify scheme for achieving a 5-MB/s program rate in 3-bit/cell flash memories
    Kurata, H
    Kobayashi, N
    Kimura, K
    Saeki, S
    Kawahara, T
    2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 166 - 167
  • [38] A source-line programming scheme for low-voltage operation NAND flash memories
    Takeuchi, K
    Satoh, S
    Imamiya, K
    Sakui, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (05) : 672 - 681
  • [39] A Small Ripple Program Voltage Generator Without High-Voltage Regulator for 3D NAND Flash
    Huang, Cece
    Liu, Fei
    Wang, Qianqian
    Huo, Zongliang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (06) : 1049 - 1053
  • [40] MLC Nand Flash Retention Error Recovery Scheme Through Word Line Program Disturbance
    Ma, Haozhi
    Zou, Hongfei
    Pan, Liyang
    Xu, Jun
    2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,