共 50 条
- [32] Failure Analysis of Off-state Leakage in High-voltage Word-line Decoder Circuit of Memory Device 2014 IEEE 21ST INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2014, : 1 - 4
- [33] Alpha-SER determination from Word-line Voltage Margin (WVM) measurements: Design architecture and experimental results 2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
- [35] Multilevel dual-channel NAND flash memories with high-speed read and verifying program IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 382 - 383
- [37] A selective verify scheme for achieving a 5-MB/s program rate in 3-bit/cell flash memories 2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 166 - 167
- [40] MLC Nand Flash Retention Error Recovery Scheme Through Word Line Program Disturbance 2014 INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2014,