Program and verify word-line voltage regulator for multilevel Flash memories

被引:0
|
作者
Khouri, O
Micheloni, R
Campardo, G
Torelli, G
机构
[1] STMicroelect, Memory Prod Grp R&D, I-27100 Pavia, Italy
[2] STMicroelect, Memory Prod Grp, I-20041 Agrate Brianza, MI, Italy
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
flash memories; multilevel storage; program and verify; voltage regulator; staircase voltage generator;
D O I
10.1023/A:1021984918911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a word-line voltage generator for multilevel (ML) Flash memory programming. The required voltages are provided by a regulator supplied by an on-chip charge-pump voltage multiplier. A feedback loop including a digitally programmable resistive divider generates the staircase-shaped waveform needed for adequate ML programming accuracy as well as the read/verify voltage required for read and verify operations. A high-swing controlled-discharge circuit minimizes the settling time when switching from program to verify phases and vice versa. The same generator is used to provide the voltage required in read and in program mode, thus saving silicon area and minimizing current consumption. Experimental results of the proposed circuit integrated in a 4-level-cell 64-Mb NOR-type Flash memory are presented.
引用
收藏
页码:119 / 131
页数:13
相关论文
共 50 条
  • [21] A multilevel sensing and program verifying scheme for Bi-NAND flash memories
    Chung, CC
    Lin, HC
    Shen, YM
    Lin, YT
    2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 267 - 270
  • [22] Reliability Issues in Flash Memories: An On-Line Diagnosis and Repair Scheme for Word Line Drivers
    Ginez, O.
    Portal, J. M.
    Aziza, H.
    2008 IEEE 14TH INTERNATIONAL MIXED-SIGNALS, SENSORS, AND SYSTEMS TEST WORKSHOP, 2008, : 176 - 181
  • [23] Electrical Method to Localize the High-Resistance of Nanoscale CoSi2 Word-Line for OTP Memories
    Lee, Ming-Yi
    Chang, T-Y
    Hsueh, W-F
    Kuo, L-K
    Lin, D-J
    Chao, Y-H
    Tzeng, U. J.
    Lu, C-Y
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [24] Methodology for word line-contact dielectric characterization in flash nor memories
    Ghidini, Gabriella
    Bottini, Roberta
    Brambilla, M.
    Brazzelli, Daniela
    Galbiati, Nadia
    Ghetti, A.
    Mauri, A.
    Scozzari, C.
    Sebastiani, A.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 580 - +
  • [25] Edge Word-Line Reliability Problem in 3-D NAND Flash Memory: Observations, Analysis, and Solutions
    Wei, Debao
    Feng, Hua
    Liu, Ming
    Song, Yu
    Piao, Zhelong
    Hu, Cong
    Qiao, Liyan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (06) : 861 - 873
  • [26] Investigation of Inhibited Channel Potential of 3D NAND Flash Memory According to Word-Line Location
    Han, Sangwoo
    Jeong, Youngseok
    Jhon, Heesauk
    Kang, Myounggon
    ELECTRONICS, 2020, 9 (02)
  • [27] A 2-NS 16K BIPOLAR ECL RAM WITH REDUCED WORD-LINE VOLTAGE SWING
    NAKASE, Y
    SUDA, K
    MASHIKO, K
    IKEDA, T
    KAYANO, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (04) : 518 - 524
  • [28] Error Suppression of Last-Programmed Word-Line for Real Usage of 3D-NAND Flash Memory
    Kojima, Daiki
    Takeuchi, Ken
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [29] Charge-transferred presensing and efficiently precharged negative word-line schemes for low-voltage DRAMs
    Sim, JY
    Gang, YG
    Lim, KN
    Choi, JY
    Kwak, SK
    Chun, KC
    Yoo, JH
    Seo, DI
    Cho, SI
    2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 289 - 292
  • [30] Effect of Traps on Transient Bit-line Current Behavior in Word-line Stacked NAND Flash Memory with Poly-Si Body
    Kang, Ho-Jung
    Jeong, Min-Kyu
    Joe, Sung-Min
    Seo, Ji-Hyun
    Park, Sung-Kye
    Jin, Sung Hun
    Park, Byung-Gook
    Lee, Jong-Ho
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,