Program and verify word-line voltage regulator for multilevel Flash memories

被引:0
|
作者
Khouri, O
Micheloni, R
Campardo, G
Torelli, G
机构
[1] STMicroelect, Memory Prod Grp R&D, I-27100 Pavia, Italy
[2] STMicroelect, Memory Prod Grp, I-20041 Agrate Brianza, MI, Italy
[3] Univ Pavia, Dept Elect, I-27100 Pavia, Italy
关键词
flash memories; multilevel storage; program and verify; voltage regulator; staircase voltage generator;
D O I
10.1023/A:1021984918911
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a word-line voltage generator for multilevel (ML) Flash memory programming. The required voltages are provided by a regulator supplied by an on-chip charge-pump voltage multiplier. A feedback loop including a digitally programmable resistive divider generates the staircase-shaped waveform needed for adequate ML programming accuracy as well as the read/verify voltage required for read and verify operations. A high-swing controlled-discharge circuit minimizes the settling time when switching from program to verify phases and vice versa. The same generator is used to provide the voltage required in read and in program mode, thus saving silicon area and minimizing current consumption. Experimental results of the proposed circuit integrated in a 4-level-cell 64-Mb NOR-type Flash memory are presented.
引用
收藏
页码:119 / 131
页数:13
相关论文
共 50 条
  • [1] Program and Verify Word-Line Voltage Regulator for Multilevel Flash Memories
    Osama Khouri
    Rino Micheloni
    Giovanni Campardo
    Guido Torelli
    Analog Integrated Circuits and Signal Processing, 2003, 34 : 119 - 131
  • [2] Program word-line voltage generator for multilevel flash memories
    Khouri, O
    Micheloni, R
    Sacco, A
    Campardo, G
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 1030 - 1033
  • [3] Optimization of word-line booster circuits for low-voltage flash memories
    Tanzawa, T
    Atsumi, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1091 - 1098
  • [4] Fast voltage regulator for multilevel flash memories
    Khouri, O
    Micheloni, R
    Gregori, S
    Torelli, G
    RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, 2000, : 34 - 38
  • [5] Extended Word-Line NAND Flash Memory
    Yun, Jang-Gn
    Park, Il Han
    Kim, Wandong
    Lee, Jong Duk
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (08) : 0812031 - 0812035
  • [6] An experimental confirmation of automatic threshold voltage convergence in a flash memory using alternating word-line voltage pulses
    Gotou, H
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (10) : 503 - 505
  • [7] Program schemes for multilevel Flash memories
    Grossi, M
    Lanzoni, M
    Riccò, B
    PROCEEDINGS OF THE IEEE, 2003, 91 (04) : 594 - 601
  • [8] Experimental confirmation of automatic threshold voltage convergence in a flash memory using alternating word-line voltage pulses
    NKK Corp, Kanagawa, Japan
    IEEE Electron Device Lett, 10 (503-505):
  • [9] Word-line Batch VTH Modulation of TLC NAND Flash Memories for Both Write-Hot and Cold Data
    Deguchi, Yoshiaki
    Takeuchi, Ken
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 161 - 164
  • [10] Program load adaptive voltage generator for flash memories
    Fiocchi, C
    Torelli, G
    Ghezzi, S
    Maccarrone, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (01) : 100 - 104