Hardware Implementation of Tanh Exponential Activation Function using FPGA

被引：9
|
作者：
Bouguezzi, Safa [1 ,2 ]
Faiedh, Hassene [1 ,3 ]
Souani, Chokri [1 ,3 ]
机构：
[1] Univ Monastir, Microelect & Instrumentat Lab, Monastir, Tunisia
[2] Univ Monastir, Fac Sci Monastir, Monastir, Tunisia
[3] Univ Sousse, Higher Inst Appl Sci & Technol Sousse, Sousse, Tunisia
来源：
2021 18TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD) | 2021年
关键词：
FPGA; activation function; Tanh Exponential (TanhExp); Piecewise Linear approximation (PWL); Convolutional Neural Network (CNN); hardware resources;
D O I：
10.1109/SSD52085.2021.9429506
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The most active research area for Field Programmable Gate Arrays is the Convolution Neural Network (CNN), and the gist of any CNN is an activation function. Therefore, various non-linear activation functions aloe required for deeper CNNo In this paper, we aim to implement the Tanh Exponential (TanhExp) activation function on Artix-7 and Zynq-7000. To this end, we will use the piecewise linear approximation and the second-order polynomial approximation while using the IEEE754 2008 floating-point representation. We present an investigation of the required hardware resources. We also evaluate the efficiency of each method of approximation and its derivative.
引用
收藏
页码：1020 / 1025
页数：6
相关论文
共 50 条
  • [21] Implementation of an Edge Detection Algorithm using FPGA Reconfigurable Hardware
    Abed, Sa'ed
    JOURNAL OF ENGINEERING RESEARCH, 2020, 8 (01): : 179 - 197
  • [22] Performance improvement and hardware implementation of OpenFlow switch using FPGA
    Yazdinejad, Abbas
    Bohlooli, Ali
    Jamshidi, Kamal
    2019 IEEE 5TH CONFERENCE ON KNOWLEDGE BASED ENGINEERING AND INNOVATION (KBEI 2019), 2019, : 515 - 520
  • [23] Hardware implementation of Moore test on FPGA
    Hisakado, T
    Nishimura, T
    Okumura, K
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 653 - 656
  • [24] Implementation of an Embedded Hardware of FVRS on FPGA
    Jadhav, Mrunali
    Nerkar, Priva M.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 48 - 53
  • [25] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [26] Implementation of Parametric Hardware Trojan in FPGA
    Yang, Yipei
    Ye, Jing
    Li, Xiaowei
    Han, Yinhe
    Li, Huawei
    Hu, Yu
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 37 - 42
  • [27] Tanh-like activation function implementation for high-performance digital neural systems
    Marra, Salvatore
    Iachino, Maria A.
    Morabito, Francesco C.
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 237 - +
  • [28] FPGA Based Arbiter Physical Unclonable Function Implementation with Reduced Hardware Overhead
    Ivaniuk, Alexander A.
    Zalivaka, Siarhei S.
    PATTERN RECOGNITION AND INFORMATION PROCESSING, PRIP 2019, 2019, 1055 : 216 - 227
  • [29] An optimal hardware implementation of the KECCAK hash function on virtex-5 FPGA
    Assad, F.
    Elotmani, F.
    Fettach, M.
    Tragha, A.
    2019 4TH INTERNATIONAL CONFERENCE ON SYSTEMS OF COLLABORATION BIG DATA, INTERNET OF THINGS & SECURITY (SYSCOBIOTS 2019), 2019, : 125 - 129
  • [30] Design and FPGA Implementation of Ternary Hardware IP Core for Square Root Function
    Hassine, Siwar Ben Haj
    Jemai, Mehdi
    Ouni, Bouraoui
    2017 INTERNATIONAL CONFERENCE ON ENGINEERING & MIS (ICEMIS), 2017,
12345