Overlay control solution for high aspect ratio etch process induced overlay error

被引:2
|
作者
Ma, Enze [1 ,2 ]
Zhang, Libin [1 ,2 ,3 ]
Feng, Yaobin [4 ]
Ma, Le [1 ,3 ]
Zhang, Shixin [2 ]
Wei, Yayi [1 ,2 ,3 ]
机构
[1] Chinese Acad Sci, Integrate Circuit Adv Res Ctr, Inst Microelect, 3 Beitucheng West Rd, Beijing 100029, Peoples R China
[2] Nanjing Chengxin Inst IC Technol, 320 Pubin Rd, Nanjing 211800, Peoples R China
[3] Univ Chinese Acad Sci, Sch Integrated Circuits, 19A Yuquan Rd, Beijing 100049, Peoples R China
[4] Huazhong Univ Sci & Technol, Sch Mech Sci & Engn, Luoyu Rd 1037, Wuhan 430000, Peoples R China
来源
关键词
15;
D O I
10.1116/6.0001814
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the semiconductor manufacturing process, especially in the high aspect ratio etch process of 3D NAND, overlay remains a constraint in an increasing device yield. With the increase in 3D layers, the etch process shows extreme inconsistency for different lots with different etch chambers, which makes it difficult to control within the budget. This article gives a systematic analysis on how the overlay feedback model reduces the overlay and which method should be used to reduce the etch-induced overlay residue. The linear and nonlinear inter- and intrafield models are used, and the overlay reduction performance is limited. Then, a correction per exposure (CPE) method is used, which shows the minimum residue. The feedforward overlay method together with the linear and nonlinear CPE method shows the best performance with only 20%-30% overlay residue. Two methods are recommended during the CPE model applied to control overfitting. One is to choose the best CPE order by judging the mark number of each exposure field, and the other is to define the fitting parameter range in a suitable range. Different CPE models are used and compared, and the verification results demonstrate that the suggested method has a great overlay fitting performance and overlay residue even if some parameters are excluded. That is, the study shows a method to balance the process variation, machine performance, feedback model, and metrology data.& nbsp;Published under an exclusive license by the AVS.
引用
收藏
页数:12
相关论文
共 50 条
  • [41] Effect of high NA "half-field" printing on overlay error
    Gabor, Allen H.
    Burkhardt, Martin
    Lallement, Romain
    Morillo, Jaime
    Robinson, Chris
    Schmidt, Daniel
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY XII, 2021, 11609
  • [42] Influence of the process-induced asymmetry on the accuracy of overlay measurements
    Shapoval, Tetyana
    Schulz, Bernd
    Itzkovich, Tal
    Durran, Sean
    Haupt, Ronny
    Cangiano, Agostino
    Bringoltz, Barak
    Ruhm, Matthias
    Cotte, Eric
    Seltmann, Rolf
    Hertzsch, Tino
    Hajaj, Eitan
    Hartig, Carsten
    Efraty, Boris
    Fischer, Daniel
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXIX, 2015, 9424
  • [43] Hybrid Overlay Modeling for Field-by-Field Error Correction in the Photolithography Process
    Kim, Sang Jin
    Yoon, Hyui Geon
    Lee, Ki Bum
    Kim, Chang Ouk
    Kim, Sung Jae
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (01) : 53 - 61
  • [44] Wafer edge overlay control solution for N7 and beyond
    van Haren, Richard
    Calado, Victor
    van Dijk, Leon
    Hermans, Jan
    Kumar, Kaushik
    Yamashita, Fumiko
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VII, 2018, 10589
  • [45] Joint Source Network error control coding for scalable overlay video streaming
    Shan, YF
    Kalyanaraman, S
    Woods, JW
    Bajic, IV
    2005 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), VOLS 1-5, 2005, : 1121 - 1124
  • [46] Open-loop power control error in cellular CDMA overlay systems
    Wang, JZ
    Yu, A
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2001, 19 (07) : 1246 - 1254
  • [47] Optimization of High Order Control including overlay, alignment and sampling
    Choi, Dongsub
    Lee, Chulseung
    Bang, Changjin
    Cho, Daehee
    Gil, Myunggoon
    Izikson, Pavel
    Yoon, Seugnhoon
    Lee, Dohwa
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [48] Improved overlay control through automated high order compensation
    Wakamoto, S.
    Ishii, Y.
    Yasukawa, K.
    Sukegawa, A.
    Maejima, S.
    Kato, A.
    Robinson, J. C.
    Eichelberger, B. J.
    Izikson, P.
    Adel, M.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXI, PTS 1-3, 2007, 6518
  • [49] High Throughput Electrical Characterization for Robust Overlay Lithography Control
    Devender, Devender
    Shen, Xumin
    Duggan, Mark
    Singh, Sunil
    Rullan, Jonathan
    Choo, Jae
    Mehta, Sohan
    Tang, Teck Jung
    Reidy, Sean
    Holt, Jonathan
    Kim, Hyung Woo
    Fox, Robert
    Sohn, D. K.
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXI, 2017, 10145
  • [50] Fabrication of high-aspect-ratio micro pipettes and fiber probes by sacrificial boundary etch process
    Lai, KWC
    Li, WJ
    TRANSDUCERS '05, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2005, : 1501 - 1504