A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs

被引:14
|
作者
Khan, Sadeque Reza [1 ]
Hashmi, Adnan Ahmed [1 ]
Choi, GoangSeog [1 ]
机构
[1] Chosun Univ, Dept Informat & Commun Engn, SoC Design Lab, Gwangju 61452, South Korea
关键词
ADC; Digital background calibration; Derivative filter; Fractional delay filter; Time-interleaved; Timing mismatches; NONUNIFORMLY SAMPLED SIGNALS; BAND-LIMITED SIGNALS; BLIND CALIBRATION; RECONSTRUCTION; ERROR;
D O I
10.1007/s00034-016-0456-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose a pure digital blind calibration method to estimate and calibrate offset, gain and timing mismatches. Gain errors are calibrated based on first channel correction using an overall reference, whereas for the rest of the channels, the corrected first channel becomes the reference channel. Time skew calibration is performed using a derivative filter followed by a fractional delay filter and a scaling factor. The proposed technique significantly reduces the required hardware resources, specifically for the derivative and fractional delay filters for which no look-up table is required. In addition, the proposed method requires only two finite impulse response filters with fixed coefficients, thus reducing complexity and hardware resources, as compared to adaptive filter techniques. For a sampling frequency of 3.072 GHz, the maximum achievable signal-to-noise and distortion ratio is 67 dB, resulting in effective number of bits of 10.83 for a 12-bit resolution analog-to-digital converter.
引用
收藏
页码:3303 / 3319
页数:17
相关论文
共 50 条
  • [1] A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs
    Sadeque Reza Khan
    Adnan Ahmed Hashmi
    GoangSeog Choi
    Circuits, Systems, and Signal Processing, 2017, 36 : 3303 - 3319
  • [2] A Novel Fully Digital Feedforward Background Calibration Technique for Timing Mismatch in M-Channel Time-Interleaved ADCs
    Xiong, Wei
    Zhang, Zhenwei
    Lang, Lili
    Dong, Yemin
    ELECTRONICS, 2023, 12 (09)
  • [3] An All-Digital Background Calibration Technique for M-Channel Downsampling Time-Interleaved ADCs Based on Interpolation
    Han, Chenxi
    Liu, Shubin
    Zhang, Yuhao
    Feng, Lichen
    Liang, Hongzhi
    Zhu, Zhangming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (06) : 1896 - 1900
  • [4] Fast convergent background calibration technique for timing mismatch in M-channel time-interleaved ADCs
    Xiong, Wei
    Zhang, Zhenwei
    Sun, Lin
    Liu, Yu
    Liu, Haijing
    Lang, Lili
    Dong, Yemin
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 153
  • [5] An Adaptive Blind Calibration Technique for Frequency Response Mismatches in M-Channel Time-Interleaved ADCs
    Qiu, Yongtao
    Zhou, Jie
    Liu, Youjiang
    He, Xun
    Xie, Nan
    Liu, Yinong
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (04) : 702 - 706
  • [6] A Novel Iterative Structure for Online Calibration of M-Channel Time-Interleaved ADCs
    Tsui, K. M.
    Chan, S. C.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2014, 63 (02) : 312 - 325
  • [7] A Digital Time Skew Calibration Technique for Time-Interleaved ADCs
    Qiu, Lei
    Tang, Kai
    Zheng, Yuanjin
    Siek, Liter
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2297 - 2300
  • [8] Background Calibration of Multiple Channel Mismatches in Time-Interleaved ADCs
    Yen Hoang Thi
    Van-Thanh Ta
    Han Le Duc
    Duong Quang Manh
    Van-Phuc Hoang
    PROCEEDINGS OF 2019 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN SIGNAL PROCESSING, TELECOMMUNICATIONS & COMPUTING (SIGTELCOM 2019), 2019, : 43 - 47
  • [9] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
  • [10] Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs
    Mafi, Hamidreza
    Yargholi, Mostafa
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (06) : 1504 - 1514