Cached Mapping Table Prefetching for Random Reads in Solid-State Drives

被引:1
作者
Ruan, Xiaojun [1 ]
Jiang, Xunfei [2 ]
Chen, Haiquan [3 ]
机构
[1] Calif State Univ East Bay, Dept Comp Sci, Hayward, CA 94542 USA
[2] Calif State Univ Northridge, Dept Comp Sci, Northridge, CA 91330 USA
[3] Calif State Univ Sacramento, Dept Comp Sci, Sacramento, CA 95819 USA
来源
2021 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, ARCHITECTURE AND STORAGE (NAS) | 2021年
关键词
Solid-State Drives; Cached Mapping Table; Prefetching;
D O I
10.1109/NAS51552.2021.9605397
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Data caching strategies and Garbage Collection on SSDs have been extensively explored in the past years. However, the Mapping Table cache performance has not been well studied. Mapping table provides page translation information to Flash Translation Layer (FTL) in order to translate Logical Page Address (LPA) to Physical Page Address (PPA). Missing in mapping table cache causes extra read transactions to flash storage which results in stalls of I/O requests processing in SSDs. Random read requests are affected more than random write requests since write requests can be handled by write cache effectively. In this paper, we analyze the impact of CMT on different random read requests and present a Cached Mapping Table prefetching approach which fetches logical-to-physical page translation information in order to mitigate the stalls in processing random read requests. Our experimental results show an improvement of average request waiting time by up to 13%.
引用
收藏
页码:213 / 218
页数:6
相关论文
共 22 条
  • [1] Agrawal N, 2008, P USENIX ANN TECHN C, P57, DOI DOI 10.1109/ISSCC.2012.6177101
  • [2] Ahn Sungyong, 2016, 8 USENIX WORKSHOP HO
  • [3] Chang Li Pin, 2014, P ACM S APPL COMP PA, P1504
  • [4] DFTL: A Flash Translation Layer Employing Demand-based Selective Caching of Page-level Address Mappings
    Gupta, Aayush
    Kim, Youngjae
    Urgaonkar, Bhuvan
    [J]. ACM SIGPLAN NOTICES, 2009, 44 (03) : 229 - 240
  • [5] A User-space Storage I/O Framework for NVMe SSDs in Mobile Smart Devices
    Kim, Hyeong-Jun
    Kim, Jin-Soo
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2017, 63 (01) : 28 - 35
  • [6] Lee Minkyeong, 2017, P 11 INT C UB INF MA
  • [7] Liu Jiahao, 2019, ACM INT C P SERIES
  • [8] Mao B, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P447, DOI 10.1109/ICCD.2015.7357145
  • [9] Minimizing CMT Miss Penalty in Selective Page-level Address Mapping Table
    Mativenga, Ronnie
    Paik, Joon-Young
    Lee, Junghee
    Chung, Tae-Sun
    Kim, Youngjae
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2016, : 152 - 153
  • [10] Energy-efficient I/O Thread Schedulers for NVMe SSDs on NUMA
    Qian, Junjie
    Jiang, Hong
    Srisa-an, Witawas
    Seth, Sharad
    Skelton, Stan
    Moore, Joseph
    [J]. 2017 17TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2017, : 569 - 578