Height Inspection of Wafer Bumps Without Explicit 3-D Reconstruction

被引:5
作者
Dong, Mei [1 ]
Chung, Ronald [1 ]
Lam, Edmund Y. [2 ]
Fung, Kenneth S. M. [3 ]
机构
[1] Chinese Univ Hong Kong, Dept Mech & Automat Engn, Hong Kong, Hong Kong, Peoples R China
[2] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
[3] ASM Assembly Automat Ltd, Dept Res & Dev, Hong Kong, Hong Kong, Peoples R China
来源
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING | 2010年 / 33卷 / 02期
关键词
Ball bumps; bump height inspection; homography; specular surface; wafer bumps;
D O I
10.1109/TEPM.2010.2043361
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Die bonding in the semiconductor industry requires placement of solder bumps not on PCBs but on wafers. Such wafer bumps, which are much miniaturized from their counterparts on printed circuit boards (PCBs), require their heights meet rigid specifications. Yet the small size, the lack of texture, and the mirror-like nature of the bump surface make the inspection task a challenge. Existing inspection schemes generally reconstruct every bump surface. This work addresses by how much can the task be simplified if merely the bump heights are inspected against the specification. It is assumed that ball bumps are used as the wafer bumps. An imaging setup is described that lets the peaks of the ball bumps be distinguishable in the image data. A measure is also described that reveals how well the ball bumps meet the height specification without going through explicit 3-D reconstruction. The measurement, in the form of a 3 3 matrix extractable from the image data, is sensitive to variations in the bump heights, but not to 2-D uncertainties in soldering the bumps onto the wafer substrate, or small variations in the placement of the wafer in 3-D. Experimental results are shown to illustrate the effectiveness of the proposed system.
引用
收藏
页码:112 / 121
页数:10
相关论文
共 13 条
[1]  
DONG M, 2006, P 2006 SPIE ANN S EL
[2]   RANDOM SAMPLE CONSENSUS - A PARADIGM FOR MODEL-FITTING WITH APPLICATIONS TO IMAGE-ANALYSIS AND AUTOMATED CARTOGRAPHY [J].
FISCHLER, MA ;
BOLLES, RC .
COMMUNICATIONS OF THE ACM, 1981, 24 (06) :381-395
[3]  
Harris C, 1988, ALVEY VISION C, V15, P10, DOI DOI 10.5244/C.2.23
[4]  
KIM P, 1999, IEEE T ELECTRON PACK, V22, P151
[5]  
Lee JS, 2000, KORUS 2000: 4TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, PT 2, PROCEEDINGS, P50, DOI 10.1109/KORUS.2000.865992
[6]  
Li J, 1996, 1996 ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP - ASMC 96 PROCEEDINGS, P107, DOI 10.1109/ASMC.1996.557982
[7]  
Mangoubi R.S., 1998, Robust Estimation and Failure Detection
[8]   Analysis of flip-chip packages using high resolution moire interferometry [J].
Miller, MR ;
Mohammed, I ;
Dai, X ;
Jiang, N ;
Ho, PS .
49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, :979-986
[9]  
PATTERSON DS, 1997, ADV ELECT PACKAGING, V1, P337
[10]  
RIDEOUT E, 1994, P EL MAN TECHN C, V1, P388