Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime

被引:0
作者
Herdt, Vladimir [1 ]
Grosse, Daniel [1 ,2 ]
Tempel, Soeren [3 ]
Drechsler, Rolf [1 ,3 ]
机构
[1] DFKI GmbH, Cyber Phys Syst, Bremen, Germany
[2] Johannes Kepler Univ Linz, Chair Complex Syst, Linz, Austria
[3] Univ Bremen, Inst Comp Sci, Bremen, Germany
来源
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020) | 2020年
关键词
D O I
10.1109/ICCD50377.2020.00059
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high performance and at the same time yield accurate results, which are conflicting requirements. To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [41] Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges
    Vladimir HERDT
    Rolf DRECHSLER
    Science China(Information Sciences), 2022, 65 (01) : 5 - 21
  • [42] Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges
    Herdt, Vladimir
    Drechsler, Rolf
    SCIENCE CHINA-INFORMATION SCIENCES, 2022, 65 (01)
  • [43] A RISC-V System-on-Chip with Embedded Adaptive Power-Performance-Fault-Tolerance Hardware
    de Boissac, Capucine Lecat-Mathieu
    Abouzeid, Fady
    Daveau, Jean-Marc
    Bertin, Valerie
    De-Paoli, Serge
    Thomet, Sebastien
    Malherbe, Victor
    Roche, Philippe
    Autran, Jean-Luc
    2022 22ND EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, RADECS, 2022, : 273 - 276
  • [44] AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V Processors
    Kamaleldin, Ahmed
    Goehringer, Diana
    IEEE ACCESS, 2022, 10 : 43895 - 43913
  • [45] Cycle-Accurate Evaluation of Software-Hardware Co-Design of Decimal Computation in RISC-V Ecosystem
    Mian, Riaz-ul-haque
    Shintani, Michihiro
    Inoue, Michiko
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 412 - 417
  • [46] Combining Fault Simulation and Beam Data for CNN Error Rate Estimation on RISC-V Commercial Platforms
    dos Santos, Fernando Fernandes
    Traiola, Marcello
    Kritikakou, Angeliki
    2024 IEEE 30TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN, IOLTS 2024, 2024,
  • [47] RVfplib: A Fast and Compact Open-Source Floating-Point Emulation Library for Tiny RISC-V Processors
    Perotti, Matteo
    Tagliavini, Giuseppe
    Mach, Stefan
    Bertaccini, Luca
    Benini, Luca
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2021, 2022, 13227 : 16 - 32
  • [48] Speeding up System Identification Algorithms on a Parallel RISC-V MCU for Fast Near-Sensor Vibration Diagnostic
    Moallemi, Amirhossein
    Gaspari, Riccardo
    Zonzini, Federica
    De Marchi, Luca
    Brunelli, Davide
    Benini, Luca
    IEEE SENSORS LETTERS, 2023, 7 (09)
  • [49] The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips
    Davidson, Scott
    Xie, Shaolin
    Torng, Christopher
    Al-Hawaj, Khalid
    Rovinski, Austin
    Ajayi, Tutu
    Vega, Luis
    Zhao, Chun
    Zhao, Ritchie
    Dai, Steve
    Amarnath, Aporva
    Veluri, Bandhav
    Gao, Paul
    Rao, Anuj
    Liu, Gai
    Gupta, Rajesh K.
    Zhang, Zhiru
    Dreslinski, Ronald G.
    Batten, Christopher
    Taylor, Michael Bedford
    IEEE MICRO, 2018, 38 (02) : 30 - 41
  • [50] Simulation-based evaluation of bit-interaction side-channel leakage on RISC-V: extended version
    Tamon Asano
    Takeshi Sugawara
    Journal of Cryptographic Engineering, 2024, 14 : 165 - 180