Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime

被引:0
作者
Herdt, Vladimir [1 ]
Grosse, Daniel [1 ,2 ]
Tempel, Soeren [3 ]
Drechsler, Rolf [1 ,3 ]
机构
[1] DFKI GmbH, Cyber Phys Syst, Bremen, Germany
[2] Johannes Kepler Univ Linz, Chair Complex Syst, Linz, Austria
[3] Univ Bremen, Inst Comp Sci, Bremen, Germany
来源
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020) | 2020年
关键词
D O I
10.1109/ICCD50377.2020.00059
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high performance and at the same time yield accurate results, which are conflicting requirements. To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [31] Design and Performance Evaluation of an Adaptive Routing Algorithm for RISC-V Based NoC Architecture
    Reddy, B. Naresh Kumar
    Kumar, Aruru Sai
    Krishna, Y. Charan
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
  • [32] RVNet: a Fast and High Energy Efficiency Network Packet Processing System on RISC-V
    Wang, Yanpeng
    Wen, Mei
    Zhang, Chunyuan
    Lin, Jie
    2017 IEEE 28TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2017, : 107 - 110
  • [33] Comparative Analysis between Verilog and Chisel in RISC-V Core Design and Verification
    Im, Jaekyung
    Kang, Seokhyeong
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 59 - 60
  • [34] Hardware/Software Co-Design of Cryptographic SoC Based on RISC-V Virtual Prototype
    Zheng, Xin
    Wu, Junwei
    Lin, Xian
    Gao, Huaien
    Cai, Suting
    Xiong, Xiaoming
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (09) : 3624 - 3628
  • [35] RISC-V Virtual Platform-Based Convolutional Neural Network Accelerator Implemented in SystemC
    Lim, Seung-Ho
    Suh, WoonSik William
    Kim, Jin-Young
    Cho, Sang-Young
    ELECTRONICS, 2021, 10 (13)
  • [36] RISCV-FNT: A Fast FNT-based RISC-V Processor for CNN Acceleration
    Chen, Bingzhen
    Wang, Xingbo
    Huang, Yucong
    Xu, Zhiyuan
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 292 - 296
  • [37] Simulation and Formal: The Best of Both Domains for Instruction Set Verification of RISC-V Based Processors
    Duran, Ckristian
    Morales, Hanssel
    Rojas, Camilo
    Ruospo, Annachiara
    Sanchez, Ernesto
    Roa, Elkim
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [38] WebRISC-V: a Web-Based Education-Oriented RISC-V Pipeline Simulation Environment
    Giorgi, Roberto
    Mariotti, Gianfranco
    WCAE'19: PROCEEDINGS OF THE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION, 2019,
  • [39] Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges
    Vladimir Herdt
    Rolf Drechsler
    Science China Information Sciences, 2022, 65
  • [40] Advanced virtual prototyping for cyber-physical systems using RISC-V: implementation, verification and challenges
    Vladimir HERDT
    Rolf DRECHSLER
    ScienceChina(InformationSciences), 2022, 65 (01) : 5 - 21