Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime

被引:0
|
作者
Herdt, Vladimir [1 ]
Grosse, Daniel [1 ,2 ]
Tempel, Soeren [3 ]
Drechsler, Rolf [1 ,3 ]
机构
[1] DFKI GmbH, Cyber Phys Syst, Bremen, Germany
[2] Johannes Kepler Univ Linz, Chair Complex Syst, Linz, Austria
[3] Univ Bremen, Inst Comp Sci, Bremen, Germany
来源
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020) | 2020年
关键词
D O I
10.1109/ICCD50377.2020.00059
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high performance and at the same time yield accurate results, which are conflicting requirements. To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [21] Banshee: A Fast LLVM-Based RISC-V Binary Translator
    Riedel, Samuel
    Schuiki, Fabian
    Scheffler, Paul
    Zaruba, Florian
    Benini, Luca
    2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
  • [22] RAFT: Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V
    Wang, Yu
    Wu, Jinting
    Zheng, Haodong
    Ning, Zhenyu
    He, Boyuan
    Zhang, Fengwei
    PROCEEDINGS OF THE 26TH INTERNATIONAL SYMPOSIUM ON RESEARCH IN ATTACKS, INTRUSIONS AND DEFENSES, RAID 2023, 2023, : 595 - 608
  • [23] Accelerate RISC-V Instruction Set Simulation by Tiered JIT Compilation
    Chen, Yen-Fu
    Chen, Meng-Hung
    Huang, Ching-Chun
    Tu, Chia-Heng
    PROCEEDINGS OF THE 16TH ACM SIGPLAN INTERNATIONAL WORKSHOP ON VIRTUAL MACHINES AND INTERMEDIATE LANGUAGES, VMIL 2024, 2024, : 12 - 22
  • [24] Coyote: An Open Source Simulation Tool to Enable RISC-V in HPC
    Perez, Borja
    Fell, Alexander
    Davis, John D.
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 130 - 135
  • [25] Software Simulation Error Injection in RAM on RISC-V of PolarFire FPGA
    Dong, Jiajie
    Xi, Long
    Yu, Mengxi
    Zhang, Zeming
    2019 COMPANION OF THE 19TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE QUALITY, RELIABILITY AND SECURITY (QRS-C 2019), 2019, : 499 - 502
  • [26] Advanced Environment Modeling and Interaction in an Open Source RISC-V Virtual Prototype
    Pieper, Pascal
    Herdt, Vladimir
    Drechsler, Rolf
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 193 - 197
  • [27] A CLIC Extension Based Fast Interrupt System for Embedded RISC-V Processors
    Mao, Binjie
    Tan, Nianxiong
    Chong, Ting
    Li, Lei
    2021 THE 6TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2021), 2021, : 109 - 113
  • [28] Virtual Prototype driven Design, Implementation and Evaluation of RISC-V Instruction Set Extensions
    Funck, Milan
    Herdt, Vladimir
    Drechsler, Rolf
    2022 25TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2022, : 14 - 19
  • [29] WebRISC-V: A 32/64-bit RISC-V pipeline simulation tool
    Mariotti, Gianfranco
    Giorgi, Roberto
    SOFTWAREX, 2022, 18
  • [30] RISC-V based virtual prototype: An extensible and configurable platform for the system-level
    Herdt, Vladimir
    Grosse, Daniel
    Pieper, Pascal
    Drechsler, Rolf
    JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 109 (109)