Adaptive Simulation with Virtual Prototypes for RISC-V: Switching Between Fast and Accurate at Runtime

被引:0
|
作者
Herdt, Vladimir [1 ]
Grosse, Daniel [1 ,2 ]
Tempel, Soeren [3 ]
Drechsler, Rolf [1 ,3 ]
机构
[1] DFKI GmbH, Cyber Phys Syst, Bremen, Germany
[2] Johannes Kepler Univ Linz, Chair Complex Syst, Linz, Austria
[3] Univ Bremen, Inst Comp Sci, Bremen, Germany
来源
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020) | 2020年
关键词
D O I
10.1109/ICCD50377.2020.00059
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, Virtual Prototypes (VPs) were introduced for the emerging RISC-V Instruction Set Architecture (ISA) and become an important part of the growing RISC-V ecosystem. A central component of the VP is the Instruction Set Simulator (ISS). VPs should provide a high performance and at the same time yield accurate results, which are conflicting requirements. To tackle this problem, we present an efficient VP-based adaptive simulation that is tailored for the RISC-V ISA and allows to seamlessly switch the accuracy setting in the ISS at runtime. This enables to selectively simulate the application as fast as possible and as accurate as necessary. In this paper we focus on the performance impact of different accuracy settings and leave the evaluation of accuracy results for future work. Our RISC-V experiments demonstrate that up-to 543x speed-up is possible with a JIT-based setting in the ISS.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 50 条
  • [1] Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes
    Herdt, Vladimir
    Grosse, Daniel
    Drechsler, Rolf
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 618 - 621
  • [2] Adaptive simulation with Virtual Prototypes in an open-source RISC-V evaluation platform
    Herdt, Vladimir
    Grosse, Daniel
    Tempel, Soeren
    Drechsler, Rolf
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 116
  • [3] Fast, Accurate and Distributed Simulation of novel HPC systems incorporating ARM and RISC-V CPUs
    Tampouratzis, Nikolaos
    Papaefstathiou, Ioannis
    PROCEEDINGS OF THE 33RD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE PARALLEL AND DISTRIBUTED COMPUTING, HPDC 2024, 2024,
  • [4] Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study
    Herdt, Vladimir
    Grosse, Daniel
    Le, Hoang M.
    Drechsler, Rolf
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
  • [5] Rapid RISC: Fast Customization of RISC-V Processors
    Donofrio, David D.
    Leidel, John D.
    OPEN ARCHITECTURE/OPEN BUSINESS MODEL NET-CENTRIC SYSTEMS AND DEFENSE TRANSFORMATION 2022, 2022, 12119
  • [6] Extensible and Configurable RISC-V based Virtual Prototype
    Herdt, Vladimir
    Grosse, Daniel
    Le, Hoang M.
    Drechsler, Rolf
    PROCEEDINGS OF THE 2018 FORUM ON SPECIFICATION & DESIGN LANGUAGES (FDL), 2018,
  • [7] TeleVM: A Lightweight Virtual Machine for RISC-V Architecture
    Li, Tianzheng
    Cui, Enfang
    Wu, Yuting
    Wei, Qian
    Gao, Yue
    IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 121 - 124
  • [8] Extensible and Configurable RISC-V Based Virtual Prototype
    Herdt, Vladimir
    Grosse, Daniel
    Le, Hoang M.
    Drechsler, Rolf
    LANGUAGES, DESIGN METHODS, AND TOOLS FOR ELECTRONIC SYSTEM DESIGN, FDL 2018, 2020, 611 : 115 - 134
  • [9] Advanced Embedded System Modeling and Simulation in an Open Source RISC-V Virtual Prototype
    Pieper, Pascal
    Herdt, Vladimir
    Drechsler, Rolf
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2022, 12 (04)
  • [10] A Fast and Compact RISC-V Accelerator for Ascon and Friends
    Steinegger, Stefan
    Primas, Robert
    SMART CARD RESEARCH AND ADVANCED APPLICATIONS, CARDIS 2020, 2021, 12609 : 53 - 67