ParIS plus : Data Series Indexing on Multi-Core Architectures

被引:9
作者
Peng, Botao [1 ]
Fatourou, Panagiota [2 ,3 ]
Palpanas, Themis [1 ]
机构
[1] Univ Paris, LIPADE, F-75006 Paris, France
[2] FORTH, ICS, Iraklion, Greece
[3] Univ Crete, Dept Comp Sci, Iraklion 70013, Greece
关键词
Indexing; Task analysis; Parallel processing; Hardware; Aggregates; Multicore processing; Data series; time series; indexing; similarity search; query answering; multi-core architectures; parallelization; DATABASES;
D O I
10.1109/TKDE.2020.2975180
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Data series similarity search is a core operation for several data series analysis applications across many different domains. Nevertheless, even state-of-the-art techniques cannot provide the time performance required for large data series collections. We propose ParIS and ParIS+, the first disk-based data series indices carefully designed to inherently take advantage of multi-core architectures, in order to accelerate similarity search processing times. Our experiments demonstrate that ParIS+ completely removes the CPU latency during index construction for disk-resident data, and for exact query answering is up to 1 order of magnitude faster than the current state of the art index scan method, and up to 3 orders of magnitude faster than the optimized serial scan method. ParIS+ (which is an evolution of the ADS+ index) owes its efficiency to the effective use of multi-core and multi-socket architectures, in order to distribute and execute in parallel both index construction and query answering, and to the exploitation of the Single Instruction Multiple Data (SIMD) capabilities of modern CPUs, in order to further parallelize the execution of instructions inside each core.
引用
收藏
页码:2151 / 2164
页数:14
相关论文
共 50 条
  • [31] Parallelizing Time-Delay Recurrent Neural Network Modeling Technique on Multi-Core Architectures
    Sadrossadat, Sayed Alireza
    Naghibi, Zohreh
    [J]. 2021 16TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2021, : 93 - 96
  • [32] Autonomic Coordination of Skeleton-Based Applications Over CPU/GPU Multi-Core Architectures
    Goli, Mehdi
    Gonzalez-Velez, Horacio
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2017, 45 (02) : 203 - 224
  • [33] Performance analysis of a 3D unstructured mesh hydrodynamics code on multi-core and many-core architectures
    Waltz, J.
    Wohlbier, J. G.
    Risinger, L. D.
    Canfield, T. R.
    Charest, M. R. J.
    Long, A. R.
    Morgan, N. R.
    [J]. INTERNATIONAL JOURNAL FOR NUMERICAL METHODS IN FLUIDS, 2015, 77 (06) : 319 - 333
  • [34] Analytical Modeling the Multi-Core Shared Cache Behavior With Considerations of Data-Sharing and Coherence
    Ling, Ming
    Lu, Xiaoqian
    Wang, Guangmin
    Ge, Jiancong
    [J]. IEEE ACCESS, 2021, 9 : 17728 - 17743
  • [35] MULTI-CORE BASED HEVC HARDWARE DECODING SYSTEM
    Kim, Hyunmi
    Cho, Seunghyun
    Byun, Kyungjin
    Eum, Nak-Woong
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO WORKSHOPS (ICMEW), 2014,
  • [36] The Migration of Engine ECU Software From Single-Core to Multi-Core
    Moon, Jun Young
    Kim, Do Yeon
    Kim, Jin Ho
    Jeon, Jae Wook
    [J]. IEEE ACCESS, 2021, 9 : 55742 - 55753
  • [37] Exploration of Power-Savings on Multi-Core Architectures With Offloaded Real-Time Operating System
    Akguen, Gokhan
    Kolarov, Bozhidar
    Kalberlah, Hendrik
    Wulf, Cornelia
    Willig, Michael
    Rettkowski, Jens
    Goehringer, Diana
    [J]. IEEE ACCESS, 2024, 12 : 11294 - 11315
  • [38] Multi-Core and Cross-Chain Evaluation Method Based on Multi-Core Mesh Collaboration Relationship
    Li, Binyong
    Liu, Shihao
    Guo, Yanqun
    Du, Zeyan
    Lei, Zhengyi
    Ding, Zhe
    [J]. IEEE ACCESS, 2020, 8 : 151829 - 151846
  • [39] Buffer-space Efficient and Deadlock-free Scheduling of Stream Applications on Multi-core Architectures
    Park, Jongsoo
    Dally, William J.
    [J]. SPAA '10: PROCEEDINGS OF THE TWENTY-SECOND ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2010, : 1 - 10
  • [40] Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems
    Kaushik, Anirudh Mohan
    Hassan, Mohamed
    Patel, Hiren
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (12) : 2098 - 2111