Advances in 3D CMOS Sequential Integration

被引：0

作者：

Batude, P. ^{[1
]}

Vinet, M. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Le Royer, C. ^{[1
]}

Previtali, B. ^{[1
]}

Tabone, C. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Sanchez, L. ^{[1
]}

Baud, L. ^{[1
]}

Carron, V. ^{[1
]}

Toffoli, A. ^{[1
]}

Allain, F. ^{[1
]}

Mazzocchi, V. ^{[1
]}

Lafond, D. ^{[1
]}

Thomas, O. ^{[1
]}

Cueto, O. ^{[1
]}

Bouzaida, N. ^{[1
]}

Fleury, D. ^{[2
]}

Amara, A.

Deleonibus, S. ^{[1
]}

Faynot, O. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC, 17 Rue Martyrs, F-38054 Grenoble, France

[2] SMicroelect, F-38926 Crolles, France

来源：

2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time 3D sequential CMOS integration turns up to be an actual competitor for sub 22nm technology nodes. Thanks to the original use of molecular bonding, high quality top Si active layers are obtained. Thermally robust bottom salicide goes through the whole top FET processing without any significant sheet resistance degradation. The low temperature integration of raised source and drain for top layers is demonstrated. A decrease by 44 of the Equivalent Oxide Thickness is measured when a low thermal budget process is implemented. The electrostatic coupling between stacked FETs is demonstrated thanks to an ultra thin inter layer dielectric thickness of 60nm. It leads to a threshold voltage dynamic shift of 130mV enabling SRAM stabilization.

引用

页码：319 / +

页数：2

共 50 条

[1] Advances, Challenges and Opportunities in 3D CMOS Sequential Integration
Batude, P.
Vinet, M.
Previtali, B.
Tabone, C.
Xu, C.
Mazurier, J.
Weber, O.
Andrieu, F.
Tosti, L.
Brevard, L.
Sklenard, B.
Coudrain, P.
Bobba, S.
Ben Jamaa, H.
Gaillardon, P-E.
Pouydebasque, A.
Thomas, O.
Le Royer, C.
Hartmann, J. -M.
Sanchez, L.
Baud, L.
Carron, V.
Clavelier, L.
De Micheli, G.
Deleonibus, S.
Faynot, O.
Poiroux, T.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[2] 3D Sequential Process Integration for CMOS Image Sensor
Nakazawa, K.
Yamamoto, J.
Mori, S.
Okamoto, S.
Shimizu, A.
Baba, K.
Fujii, N.
Uehara, M.
Hiramatsu, K.
Kumano, H.
Matsumoto, A.
Zaitsu, K.
Ohnuma, H.
Tatani, K.
Hirano, T.
Iwamoto, H.
2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
[3] 3D integration advances computing
Sherief Reda
Nature, 2017, 547 : 38 - 39
[4] 3D integration advances computing
Reda, Sherief
NATURE, 2017, 547 (7661) : 38 - 40
[5] Key Enablers for 3D Sequential Integration
Brunet, Laurent
2016 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2016,
[6] Recent advances in 3D integration at IMEC
De Moor, Piet
Ruythooren, Woutcr
Soussan, Philippe
Swinnen, Bart
Baert, Kris
Van Hoof, Chris
Beyne, Eric
ENABLING TECHNOLOGIES FOR 3-D INTEGRATION, 2007, 970 : 3 - +
[7] Monolithic 3D Integration in a CMOS Process Flow
Fitzgerald, E. A.
Yoon, S. F.
Tan, C. S.
Palacios, T.
Zhou, X.
Peh, L. S.
Boon, C. C.
Kohen, D. A.
Lee, K. H.
Liu, Z. H.
Choi, P.
2014 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), 2014,
[8] Additive 3D photonic integration that is CMOS compatible
Grabulosa, Adria
Moughames, Johnny
Porte, Xavier
Kadic, Muamer
Brunner, Daniel
NANOTECHNOLOGY, 2023, 34 (32)
[9] Wafer bonding for 3D integration of MEMS/CMOS
Gracias, Alison
Castracane, Jarnes
Xu, Bai
RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/ MOEMS V, 2006, 6111
[10] 3D Suspended Nanowires Integration for CMOS and Beyond
Ernst, T.
Tachi, K.
Hubert, A.
Saracco, E.
Dupre, C.
Becu, S.
Vulliet, N.
Bernard, E.
Cherns, P.
Maffini-Alvaro, V.
Damlencourt, J. -F.
Vizioz, C.
Colonna, J. P.
Bonafos, C.
Hartmann, J. M.
ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 471 - 478

← 1 2 3 4 5 →