Long-term electron leakage mechanisms through ONO interpoly dielectric in stacked-gate EEPROM cells

被引:31
作者
Kim, JH [1 ]
Choi, JB
机构
[1] Chungbuk Natl Univ, Sch Elect & Comp Engn, Cheongju 361763, Chungbuk, South Korea
[2] Chungbuk Natl Univ, Dept Phys, Cheongju 361763, Chungbuk, South Korea
关键词
charge leakage; charge leakage model; charge loss mechanisms; CHEI programming; data retention; device lifetime; EEPROM; electron traps; high-temperature accelerated test; thermally activated direct-tunneling; leakage current; long-term electron leakage mechanisms; nonvolatile memory; Oxide-Nitride-Oxide (ONO) interpoly dielectric; reliability; stacked-gate Flash EPROM cells; therinionic emission mechanism; threshold-voltage shift; tunnel oxide;
D O I
10.1109/TED.2004.838446
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analyzing the measured shift rate of cell threshold-voltage, we have studied the long-term electron leakage mechanisms through an oxide-nitride-oxide (ONO) interpoly dielectric, which causes reliability problems due to the degradation of the data retention characteristics in the stacked-gate Flash EEPROM devices. The cell threshold-voltage shifts were measured as a function of bake time at various temperatures by the high-temperature accelerated test. Based on the experimental results, a new empirical model was developed and evaluated. It can explain the dominant mechanisms for the spontaneous charge leakage through an ONO interpoly dielectric for the long-term phase. The model clearly shows that cell threshold-voltage shifts during the baking test are caused predominantly by the thermally activated direct-tunneling when electrons, after escaping from the internitride trap-sites near the top oxide of ONO layer by the therimonic emission mechanism, finally tunnel through the thin top oxide to the control gate. This interpretation is strongly supported by the V-T-shift and temperature dependence of the VT-shift rate, showing that the simulation results are well fit to the experimental data.
引用
收藏
页码:2048 / 2053
页数:6
相关论文
共 13 条
  • [1] Analysis of carrier traps in Si3N4 in oxide/nitride/oxide for metal/oxide/nitride/oxide/silicon nonvolatile memory
    Aozasa, H
    Fujiwara, I
    Nakamura, A
    Komatsu, Y
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1999, 38 (3A): : 1441 - 1447
  • [2] Experimental and theoretical investigation of nonvolatile memory data-retention
    De Salvo, B
    Ghibaudo, G
    Pananakakis, G
    Reimbold, G
    Mondond, F
    Guillaumot, B
    Candelier, P
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (07) : 1518 - 1524
  • [3] FIELD AND HIGH-TEMPERATURE DEPENDENCE OF THE LONG-TERM CHARGE LOSS IN ERASABLE PROGRAMMABLE READ ONLY MEMORIES - MEASUREMENTS AND MODELING
    HERMANN, M
    SCHENK, A
    [J]. JOURNAL OF APPLIED PHYSICS, 1995, 77 (09) : 4522 - 4540
  • [4] An empirical model for charge leakage through oxide-nitride-oxide interpoly dielectric in stacked-gate flash memory devices
    Kim, JH
    Choi, JB
    Shin, BJ
    Park, KH
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2003, 18 (02) : 158 - 162
  • [5] BOTTOM-OXIDE SCALING FOR THIN NITRIDE OXIDE INTERPOLY DIELECTRIC IN STACKED-GATE NONVOLATILE MEMORY CELLS
    MORI, S
    SAKAGAMI, E
    KANEKO, Y
    OHSHIMA, Y
    ARAI, N
    YOSHIKAWA, K
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (02) : 283 - 291
  • [6] Mori S., 1990, 28th Annual Proceedings. Reliability Physics 1990 (Cat. No.90CH2787-0), P132, DOI 10.1109/RELPHY.1990.66076
  • [7] HIGH-TEMPERATURE CHARGE LOSS MECHANISM IN A FLOATING-GATE EPROM WITH AN OXIDE-NITRIDE-OXIDE (ONO) INTERPOLY STACKED DIELECTRIC
    PAN, CS
    WU, K
    CHIN, D
    SERY, G
    KIELY, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 1991, 12 (09) : 506 - 509
  • [8] PHYSICAL ORIGIN OF LONG-TERM CHARGE LOSS IN FLOATING-GATE EPROM WITH AN INTERPOLY OXIDE NITRIDE OXIDE STACKED DIELECTRIC
    PAN, CS
    WU, K
    SERY, G
    [J]. IEEE ELECTRON DEVICE LETTERS, 1991, 12 (02) : 51 - 53
  • [9] A SCALING METHODOLOGY FOR OXIDE NITRIDE OXIDE INTERPOLY DIELECTRIC FOR EPROM APPLICATIONS
    PAN, CS
    WU, KJ
    FREIBERGER, PP
    CHATTERJEE, A
    SERY, G
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (06) : 1439 - 1443
  • [10] Optimization of program threshold window from understanding of novel fast charge loss in nonvolatile memory
    Shen, SJ
    Hsu, CCH
    Liang, MS
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (08): : 4306 - 4310