A 250MHz-2GHz wide range delay-locked loop

被引：3

作者：

Kim, BG ^{[1
]}

Kim, LS ^{[1
]}

机构：

[1] Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea

来源：

PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/CICC.2004.1358758

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a wide range delay-locked loop (DLL) for a synchronous clocking to support a dynamic frequency and voltage scaling. The DLL achieves wide range by using multiple phases from its variable delay line. A phase detector is proposed to increase the locking speed and alleviate the phase offset owing to the inherent mismatch of the charge pump. The DLL achieves the static phase error under 10ps. At 1 GHz, its RMS jitter and peak-to-peak jitter are 1.57ps and 10.7ps respectively.

引用

页码：139 / 142

页数：4

共 50 条

[31] A semidigital dual delay-locked loop
Sidiropoulos, S
Horowitz, MA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
[32] Delay-locked loop and it's applications
Lu, Ping
Zheng, Zengyu
Ren, Junyan
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2005, 25 (01): : 81 - 88
[33] A 3-8 GHz Delay-Locked Loop With Cycle Jitter Calibration
Chuang, Chi-Nan
Liu, Shen-Iuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1094 - 1098
[34] REDUCED COMPLEXITY DELAY-LOCKED LOOP
WILDE, A
ELECTRONICS LETTERS, 1995, 31 (23) : 1979 - 1980
[35] A 2.4-GHz DSSS superregenerative receiver with a simple delay-locked loop
Moncunill-Geniz, FX
Palà-Schönwälder, P
Dehollain, C
Joehl, N
Declercq, M
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2005, 15 (08) : 499 - 501
[36] A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology
Chung, Ching-Che
Chang, Chia-Lin
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 66 - 69
[37] A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 μm CMOS
Lu, Chung-Ting
Hsieh, Hsieh-Hung
Lu, Liang-Hung
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (10) : 662 - 664
[38] Fractional-N multiplying delay-locked loop with delay-locked loop-based injection clock generation
Jee, D. -W.
ELECTRONICS LETTERS, 2016, 52 (09) : 694 - U86
[39] A Multiphase Delay-Locked Loop with Interleaving Calibration
Chen, Pao-Lung
Wang, Tzu-Siang
2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 236 - +
[40] A Delay-Locked Loop with Digital Background Calibration
Lin, Wei-Ming
Teng, Kuang-Fu
Liu, Shen-Iuan
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 317 - 320

← 1 2 3 4 5 →