A 250MHz-2GHz wide range delay-locked loop

被引：3
|
作者：
Kim, BG [1 ]
Kim, LS [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea
来源：
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年
关键词：
D O I：
10.1109/CICC.2004.1358758
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a wide range delay-locked loop (DLL) for a synchronous clocking to support a dynamic frequency and voltage scaling. The DLL achieves wide range by using multiple phases from its variable delay line. A phase detector is proposed to increase the locking speed and alleviate the phase offset owing to the inherent mismatch of the charge pump. The DLL achieves the static phase error under 10ps. At 1 GHz, its RMS jitter and peak-to-peak jitter are 1.57ps and 10.7ps respectively.
引用
收藏
页码：139 / 142
页数：4
相关论文
共 50 条
  • [21] Wide-range harmonic lock detector with real-time delay measurement of delay-locked loop
    Kim, Sangseob
    Hyoung, Chang-Hee
    Park, Kyoung-Hwan
    ELECTRONICS LETTERS, 2015, 51 (02) : 136 - 137
  • [22] 62.5-250 MHz multi-phase delay-locked loop using a replica delay line with triply controlled delay cells
    Moon, Yongsam
    Choi, Jongsang
    Lee, Kyeongho
    Jeong, Deog-Kyoon
    Kim, Min-Kyu
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 299 - 302
  • [23] A 0.15 to 2.2 GHz All-Digital Delay-Locked Loop
    Park, Dongjun
    Park, Geontae
    Kim, Jongsun
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 261 - 264
  • [24] A 0.7-2-GHz self-calibrated multiphase delay-locked loop
    Chang, HH
    Chang, JY
    Kuo, CY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (05) : 1051 - 1061
  • [25] A low power 100MHz all digital delay-locked loop
    Kim, BS
    Kim, LS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1820 - 1823
  • [26] A mixed-mode delay-locked loop for wide-range operation and multiphase clock generation
    Cheng, KH
    Lo, YL
    Yu, WF
    Hung, SY
    3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 90 - 93
  • [27] A wide-range and fast-locking clock synthesizer IP based on delay-locked loop
    Hwang, CS
    Chen, P
    Tsao, HW
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 785 - 788
  • [28] A 2-4GHz fast-locking frequency multiplying delay-locked loop
    Kim, Jongsun
    Bae, B-H
    IEICE ELECTRONICS EXPRESS, 2017, 14 (02): : 1 - 8
  • [29] A wide frequency range delay-locked loop using multi-phase frequency detection technique
    Lee, KY
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (09) : 1900 - 1902
  • [30] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
    ESTES, LE
    ONEILL, EL
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567
12345