A 250MHz-2GHz wide range delay-locked loop

被引：3
|
作者：
Kim, BG [1 ]
Kim, LS [1 ]
机构：
[1] Korea Adv Inst Sci & Technol, Dept EECS, Taejon 305701, South Korea
来源：
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年
关键词：
D O I：
10.1109/CICC.2004.1358758
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a wide range delay-locked loop (DLL) for a synchronous clocking to support a dynamic frequency and voltage scaling. The DLL achieves wide range by using multiple phases from its variable delay line. A phase detector is proposed to increase the locking speed and alleviate the phase offset owing to the inherent mismatch of the charge pump. The DLL achieves the static phase error under 10ps. At 1 GHz, its RMS jitter and peak-to-peak jitter are 1.57ps and 10.7ps respectively.
引用
收藏
页码：139 / 142
页数：4
相关论文
共 50 条
  • [1] A 250-MHz-2-GHz wide-range delay-locked loop
    Kim, BG
    Kim, LS
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (06) : 1310 - 1321
  • [2] A 20-MHz to 3-GHz Wide-Range Multiphase Delay-Locked Loop
    Chuang, Chi-Nan
    Liu, Shen-Iuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 850 - 854
  • [3] Design of Delay-Locked Loop for Wide Frequency Locking Range
    Chen, Hsun-Hsiang
    Wong, Zih-Hsiang
    Chen, Shen-Li
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305
  • [4] A 133 MHz Radiation-Hardened Delay-Locked Loop
    Sengupta, Rajat
    Vermeire, Bert
    Clark, Lawrence T.
    Bakkaloglu, Bertan
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3626 - 3633
  • [5] A wide-range delay-locked loop with a new lock-detect circuit
    Ghaffari, A.
    Abrishamifar, A.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1168 - 1171
  • [6] A novel false lock detection technique for a wide frequency range delay-locked loop
    Aibara, Y
    Imaizumi, E
    Takagishi, H
    Matsuura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390
  • [7] A wide-range delay-locked loop with a fixed latency of one clock cycle
    Chang, HH
    Lin, JW
    Yang, CY
    Liu, SI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) : 1021 - 1027
  • [8] A wide operating frequency range delay-locked loop using a recursive D/A converter
    Lim, Byong-Chan
    Jo, In-Joon
    Park, Dong-Soo
    Hong, Kuk-Tae
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 456 - +
  • [9] A CMOS delay-locked loop based frequency multiplier for wide-range operation
    Weng, Ro-Min
    Su, Tung-Hui
    Liu, Chuan-Yu
    Kuo, Yue-Fang
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 419 - 422
  • [10] A wide-range and fixed latency of one clock cycle delay-locked loop
    Chang, HH
    Lin, JW
    Liu, SI
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 675 - 678
12345