A 14-bit current-mode ΣΔ DAC based upon rotated data weighted averaging

被引:46
作者
Radke, RE [1 ]
Eshraghi, A
Fiez, TS
机构
[1] LSI Log, Mixed Signal Design Ctr, Ft Collins, CO 80525 USA
[2] IBM Corp, Wireless Commun Design Ctr, Waltham, MA 02451 USA
[3] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97330 USA
基金
美国国家科学基金会;
关键词
data converter; dynamic element matching;
D O I
10.1109/4.859496
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new dynamic element matching (DEM) algorithm, referred to as rotated data weighted averaging (RDWA), is implemented in a third-order Sigma Delta digital-to-analog converter (DAC) with 64 x oversampling and a conversion bandwidth of 25 kHz, The systematic and random errors are considered in the design of the 14-bit converter. The Sigma Delta DAC is fabricated in a 2-mu m CMOS process and includes the on-chip reconstruction filter. The prototype was designed to test the performance of the DAC without DEM, with data weighted averaging (DWA), and with RDWA, The results show that the new RDWA algorithm is capable of achieving first-order noise shaping while eliminating the signal-dependent harmonic distortion present in DWA.
引用
收藏
页码:1074 / 1084
页数:11
相关论文
共 16 条
[1]  
[Anonymous], IEEE INT SOL STAT CI
[2]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[3]  
CARLEY LR, 1989, IEEE J SOLID-ST CIRC, V24, P304
[4]  
FU D, 1998, IEEE INT SOL STAT CI, P140
[5]  
GALTON I, 1996, IEEE T CIRCUITS SYST, V2, P1
[6]   A stereo multibit Sigma Delta DAC with asynchronous master-clock interface [J].
Kwan, T ;
Adams, R ;
Libert, R .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) :1881-1887
[7]   CHARACTERIZATION AND MODELING OF MISMATCH IN MOS-TRANSISTORS FOR PRECISION ANALOG DESIGN [J].
LAKSHMIKUMAR, KR ;
HADAWAY, RA ;
COPELAND, MA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :1057-1066
[8]   LOW-DISTORTION SWITCHED-CAPACITOR FILTER DESIGN TECHNIQUES [J].
LEE, KL ;
MEYER, RG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) :1103-1113
[9]  
LEUNG BH, 1992, IEEE T CIRCUITS SYST, V39, P1
[10]  
LIU L, 1998, THESIS WASHINGTON ST