A fault-tolerant message passing algorithm and its hardware implementation

被引：0

作者：

Sirakoulis, GC ^{[1
]}

Raptis, V ^{[1
]}

Karafyllidis, I ^{[1
]}

Tsalides, P ^{[1
]}

Thanailakis, A ^{[1
]}

机构：

[1] Democritus Univ Thrace, Dept Elect & Comp Engn, GR-67100 Xanthi, Greece

来源：

ADVANCES IN ENGINEERING SOFTWARE | 2005年 / 36卷 / 03期

关键词：

fault-tolerant; message passing; processor arrays; hardware implementation;

D O I：

10.1016/j.advengsoft.2004.10.005

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

A message passing algorithm for processor arrays that can tolerate any number of faulty blocks, which form any shape, is presented. Each message is delivered to its destination, provided that the destination processor is not surrounded by faults. In this case the message is returned to its source processor. Only local knowledge of faults is demanded. The hardware implementation of this algorithm leads to a message passing coprocessor which is allocated at each processor of the array. No need for high silicon overhead is required for the implementation of the message passing coprocessor. This coprocessor executes only the fault tolerant message passing algorithm presented here. The usage of the proposed coprocessor improves the general processing efficiency, as well as, the performance reliability under faulty conditions. (C) 2004 Elsevier Ltd. All rights reserved.

引用

页码：159 / 171

页数：13

共 15 条

[11]

PELLETIER RV, 1993, P 5 IEEE INT C WAF S, P173

[12]

ROBIC B, 1995, COMPUT ARTIF INTELL, V14, P339

[13]

RUSHTON A, 1998, VHDL LOGIC SYNTHESIS

[14] A methodology for VLSI implementation of Cellular Automata algorithms using VHDL [J].

Sirakoulis, GC ;

Karafyllidis, I ;

Thanailakis, A ;

Mardiris, V .

ADVANCES IN ENGINEERING SOFTWARE, 2001, 32 (03) :189-202

[15] Advise - Performance evaluation of parallel VHDL simulation [J].

vanHoogstraeten, W ;

Corporaal, H .

30TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1997, :146-156

← 1 2 →