Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[41] Low Power Unsigned Integer Multiplier for Digital Signal Processors
Mishra, Prabhakar
Acharya, Aniruddha K.
Nidhi, A.
Kishore, J. K.
2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 59 - 64
[42] Design of Garbage Free Reversible Multiplier for Low Power Applications
Nagamani, A. N.
Kumar, Sharath S.
Agrawal, Vinod Kumar
2017 4TH INTERNATIONAL CONFERENCE ON POWER, CONTROL & EMBEDDED SYSTEMS (ICPCES), 2017,
[43] A hybrid radix-4/radix-8 low power signed multiplier architecture
Cherkauer, BS
Friedman, EG
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1997, 44 (08): : 656 - 659
[44] Low Power Multiplier Using Dynamic Voltage And Frequency Scaling (DVFS)
Garg, Deepak
Sharma, Rajender
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 560 - 564
[45] High performance low power away multiplier using temporal tiling
Mahant-Shetti, SS
Balsara, PT
Lemonds, C
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 121 - 124
[46] Low power VLSI implementation of the DCT on single multiplier DSP processors
Masupe, S
Arslan, T
VLSI DESIGN, 2000, 11 (04) : 397 - 403
[47] DeBAM: Decoder-Based Approximate Multiplier for Low Power Applications
Nambi, Suresh
Kumar, U. Anil
Radhakrishnan, Kavya
Venkatesan, Mythreye
Ahmed, Syed Ershad
IEEE EMBEDDED SYSTEMS LETTERS, 2021, 13 (04) : 174 - 177
[48] Improve Clock Tree Efficiency for Low Power Clock Tree Design
Ge, Zhe
Fu, Juan
Wang, Peidong
Wang, Lei
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 840 - 842
[49] A new low power multiplexer based ternary multiplier using CNTFETs
Shahrom, Erfan
Hosseini, Seied Ali
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2018, 93 : 191 - 207
[50] Low Power Multiplier Using Approximate Adder for Error Tolerant Applications
Hemanth, C.
Sangeetha, R. G.
Kademani, Sagar
Shahbaz Ali, Meer
IETE JOURNAL OF RESEARCH, 2025, 71 (01) : 292 - 302

← 1 2 3 4 5 →