Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[31] A Modified Twin Precision Multiplier with 2D bypassing technique
Ahmed, Syed Ershad
Abraham, Sibi
Veeramanchaneni, Sreehari
Muthukrishnan N, Moorthy
Srinivas, M. B.
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 102 - 106
[32] Design of low-power low-area asynchronous iterative multiplier
You, Heng
Hei, Yong
Yuan, Jia
Tang, Weidi
Bai, Xu
Qiao, Shushan
IEICE ELECTRONICS EXPRESS, 2019, 16 (11)
[33] A Novel Low Power Ternary Multiplier Design using CNFETs
Sirugudi, Harita
Gadgil, Sharvani
Vudadha, Chetan
2020 33RD INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2020 19TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2020, : 25 - 30
[34] Design of Low-Power Multiplier Using UCSLA Technique
Ravi, S.
Patel, Anand
Shabaz, Md
Chaniyara, Piyush M.
Kittur, Harish M.
ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 2, 2015, 325 : 119 - 126
[35] New Approximate Multiplier for Low Power Digital Signal Processing
Farshchi, Farzad
Abrishami, Muhammad Saeed
Fakhraie, Sied Mehdi
2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 25 - 30
[36] Design and Implementation of Complex Multiplier with Low Power and High Speed
Duy Manh Thi Nguyen
Pham Minh Man Nguyen
Hieu-Truong Ngo
Minh-Son Nguyen
2021 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND APPLICATIONS (ACOMP 2021), 2021, : 215 - 219
[37] A Design and Investigation Inexact Compressor Based on Low Power Multiplier
Nagar, Sheetal
Saxena, Shanky
Patel, Govind Singh
SeemaNayak
Kumar, Abhishek
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (17)
[38] Low-power constant-coefficient multiplier generator
Pai, CY
Al-Khalili, AJ
Lynch, WE
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 35 (02): : 187 - 194
[39] Low-Power Constant-Coefficient Multiplier Generator
Cheng-Yu Pai
A.J. Al-Khalili
W.E. Lynch
Journal of VLSI signal processing systems for signal, image and video technology, 2003, 35 : 187 - 194
[40] Number representation optimization for low-power multiplier design
Huang, ZJ
Ercegovac, MD
ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XII, 2002, 4791 : 345 - 356

← 1 2 3 4 5 →