Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[21] Low power signal generation at 24 GHz using a frequency multiplier
von der Mark, Stefan
Meliani, Chafik
Huber, Meik
Boeck, Georg
2006 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES, 2006, : 31 - +
[22] Performance Analysis of 4 bit Vedic Multiplier for Low Power Computing
Upadhyay, Rahul Mani
Chauhan, R. K.
Kumar, Manish
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2022, 16 (04): : 283 - 295
[23] Ultra low power wide range four quadrant analog multiplier
Keles, Sinem
Keles, Fatih
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (03) : 491 - 500
[24] DATA BYPASSING REGISTER FILE FOR LOW-POWER MICROPROCESSOR
IKEDA, M
ASADA, K
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (10) : 1470 - 1472
[25] A Flexible Low Power DSP With a Programmable Truncated Multiplier
Solaz, Manuel de la Guia
Han, Wei
Conway, Richard
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (11) : 2555 - 2568
[26] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Liu, Weihsing
Liu, Shen-Iuan
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 307 - 312
[27] Low Power Optimized Array Multiplier with Reduced Area
Devi, Padma
Singh, Gurinder Pal
Singh, Balwinder
HIGH PERFORMANCE ARCHITECTURE AND GRID COMPUTING, 2011, 169 : 224 - +
[28] Design of a CMOS low-power and low-voltage four-quadrant analog multiplier
Weihsing Liu
Shen-Iuan Liu
Analog Integrated Circuits and Signal Processing, 2010, 63 : 307 - 312
[29] Low Power & High Performance Implementation of Multiplier Architectures
Verma, Gaurav
Shekhar, Sushant
Srivastava, Oorja M.
Maheshwari, Shikhar
Virdi, Sukhbani Kaur
PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 1989 - 1992
[30] Design and Analysis of FIR Filters Using Low Power Multiplier and Full Adder Cells
Kiruthika, S.
Starbino, A. Vimala
2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,

← 1 2 3 4 5 →