Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[1] Low power multiplier designs based on improved column bypassing schemes
Hwang, Ying-Tsung
Lin, Jin-Fa
Sheu, Ming-Hwa
Sheu, Chia-Jen
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 594 - +
[2] A low-power multiplier with bypassing logic and operand decomposition
Kuo, Ko-Chi
Chou, Chi-Wen
IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 217 - +
[3] Design of low power fixed-width multiplier with row bypassing
Balamurugan, S.
Ghosh, Sneha
Atul
Balakumaran, S.
Marimuthu, R.
Mallick, P. S.
IEICE ELECTRONICS EXPRESS, 2012, 9 (20): : 1568 - 1575
[4] Low power and high speed multiplier design with row bypassing and parallel architecture
Kuo, Ko-Chi
Chou, Chi-Wen
MICROELECTRONICS JOURNAL, 2010, 41 (10) : 639 - 650
[5] Low-Power and Area-Efficient Parallel Multiplier Design Using Two-Dimensional Bypassing
Kumar, Pankaj
Sharma, Rajender Kumar
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (02)
[6] Designing of Power Optimized Bypassing Array Multiplier in Nanometer Technology
Nirlakalla, Ravi
Boothuru, Bhaskara Rao
Thota, Subba Rao
Babu, M. Rajasekhar
Talari, Jayachandra Prasad
Krishna, P. Venkata
GLOBAL TRENDS IN INFORMATION SYSTEMS AND SOFTWARE APPLICATIONS, PT 2, 2012, 270 : 277 - +
[7] The design of a low power asynchronous multiplier
Liu, YJ
Furber, S
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 301 - 306
[8] FPGA implementation of low power parallel multiplier
Mangal, Sanjiv Kumar
Badghare, Rahul M.
Deshmukh, Raghavendra B.
Patrikar, R. M.
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 115 - +
[9] Low power multipliers using enhenced row bypassing schemes
Hwang, Yin-Tsung
Lin, Jin-Fa
Sheu, Ming-Hwa
Sheu, Chia-Jen
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 136 - +
[10] A low-power multiplier with the spurious power suppression technique
Chen, Kuan-Hung
Chu, Yuan-Sun
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (07) : 846 - 850

← 1 2 3 4 5 →