Controlling Energy and Process Variability in System-on-Chips: needs for control theory

被引:2
作者
Fesquet, Laurent [1 ]
Zakaria, Hatem [1 ]
机构
[1] Grenoble Inst Technol, TIMA, CNRS, UJF, F-38031 Grenoble, France
来源
2009 IEEE CONTROL APPLICATIONS CCA & INTELLIGENT CONTROL (ISIC), VOLS 1-3 | 2009年
关键词
DESIGN; VOLTAGE;
D O I
10.1109/CCA.2009.5280864
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The design of integrated circuits, especially System-on-Chips (SoC) is now constrained by many parameters such as speed, energy but also the robustness to process variability. Indeed, controlling the speed and the energy in a complex SoCs - which adopt the Globally Asynchronous Locally Synchronous (GALS) paradigm require specific power supplies and clock generators as actuators and dedicated sensors. The problem faced by the designers is the non-uniform and non-predictable behaviour of such systems which embed several microprocessors and complex Network-on-Chips (NoC). In these conditions, the control laws are difficult to establish. Moreover, with the technology shrink, the control needs are increased. In order to reach an acceptable fabrication yield, the clock synchronisation based on the assumption that the critical path is shorter than the clock period is impracticable with large SoCs which are divided in multiple clock domains. This is why specific sensors are used to evaluate the fabrication process quality and the local environmental parameters (voltage, temperature) in each clock region in order to determine the appropriate clock frequency which does not violate the local timing constraint. All these systems are fed back and required well-suited control techniques able to manage process variability as well as energy or speed.
引用
收藏
页码:302 / 307
页数:6
相关论文
共 19 条
  • [11] Pedram M., 1997, Encyclopedia of Computer Science and Technology, V36, P73
  • [12] On the use of Feedback Systems to Dynamically Control the Supply Voltage of Low-Power Circuits
    Rios-Arambula, David
    Buhrig, Aurelien
    Sicard, Gilles
    Renaudin, Marc
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (01) : 45 - 55
  • [13] Rius J, 2005, LECT NOTES COMPUT SC, V3728, P187
  • [14] SEMERARO G, 2002, HPCA 02
  • [15] Simunic T, 2001, DES AUT CON, P524, DOI 10.1109/DAC.2001.935564
  • [16] Digital building block for frequency synthesizer and fractional phase locked loops
    Stork, M
    [J]. SYMPOTIC'03: JOINT IST WORKSHOP ON MOBILE FUTURE & SYMPOSIUM ON TRENDS IN COMMUNICATIONS, PROCEEDINGS, 2003, : 126 - 129
  • [17] VARMA A, 2003, CASES OCT NOV 1 SAN
  • [18] ZAKARIA H, 2008, INTEGRATED ASYNCHRON
  • [19] Zhu Y., 2003, TR200313 N CAR STAT