Digital Estimation and Calibration Algorithm for 2-order Nonlinearity Mismatch in Time-Interleaved Sampling System

被引：0
作者：
Wang, Yinan [1 ]
Xu, Hui [1 ]
Wang, Xi [1 ]
Sun, Zhaolin [1 ]
机构：
[1] Natl Univ Def Technol, Coll Elect Sci & Engn, Dept Circuit & Syst, Changsha 410073, Hunan, Peoples R China
来源：
2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2015年
关键词：
Channel mismatches; digital calibration; digital estimation; nonlinearity mismatch; time-interleaved analog-to-digital converters; RECONSTRUCTION; ERRORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Channel mismatches in time-interleaved sampling system would result in a significant decline in dynamic performance. Nonlinearity mismatch, as one kind of the channel mismatches, has not been widely investigated. In this paper, we present and evaluate the digital estimation and compensation method for the 2-order nonlinearity mismatch in an M-channel time-interleaved analog-to-digital converters (TIADC). Simulation results demonstrate that the foreground estimation method can perform fine accuracy. By employing adders and multipliers, the digital calibration method can bring a great improvement in the dynamic performance of TIADC.
引用
收藏
页数：5
相关论文
共 46 条
[31]   Calibration of time-skew error in a M-channel time-interleaved analog-to-digital converters [J].
Yu-Sheng, Lee ;
An, Qi .
ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL III, 2007, :968-+
[32]   All-Digital Background Calibration Technique for Offset, Gain and Timing Mismatches in Time-Interleaved ADCs [J].
Ta V.-T. ;
Hoang V.-P. ;
Tran X.N. .
EAI Endorsed Transactions on Industrial Networks and Intelligent Systems, 2019, 6 (21)
[33]   All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal [J].
Matsuno, Junya ;
Yamaji, Takafumi ;
Furuta, Masanori ;
Itakura, Tetsuro .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2013, 60 (05) :1113-1121
[34]   Fully Digital On-Chip Wideband Background Calibration for Channel Mismatches in Time-Interleaved Time-Based ADCs [J].
Jarvinen, Okko ;
Kempi, Ilia ;
Unnikrishnan, Vishnu ;
Stadius, Kari ;
Kosunen, Marko ;
Ryynanen, Jussi .
IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 :9-12
[35]   A 1-GS/s 11.5-ENOB Time-Interleaved ADC with Fully Digital Background Calibration [J].
Nakamura, Yohei ;
Oshima, Takashi .
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, :1332-1335
[36]   A calibration method for frequency response mismatches in M-channel time-interleaved analog-to-digital converters [J].
Liu, Husheng ;
Xu, Hui .
IEICE ELECTRONICS EXPRESS, 2016, 13 (16)
[37]   Blind Calibration Method for Two-Channel Time-Interleaved Analog-to-Digital Converters Based on FFT [J].
Bai, Xu ;
Hu, Hui ;
Li, Wanjun ;
Liu, Fulu .
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2018, 34 (06) :643-650
[38]   A New Fully Digital Frequency Response Mismatch Compensation Algorithm for Time Interleaved Analog-to-Digital Converters [J].
Bonnetat, Antoine ;
Hode, Jean-Michel ;
Dallet, Dominique ;
Ferre, Guillaume .
2014 INTERNATIONAL RADAR CONFERENCE (RADAR), 2014,
[39]   An All-Digital Background Calibration Technique for M-Channel Downsampling Time-Interleaved ADCs Based on Interpolation [J].
Han, Chenxi ;
Liu, Shubin ;
Zhang, Yuhao ;
Feng, Lichen ;
Liang, Hongzhi ;
Zhu, Zhangming .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (06) :1896-1900
[40]   A comprehensive review of time skew background calibration and mitigation techniques in high-speed time-interleaved analog-to-digital converters [J].
Navidi, Seyedeh Masoumeh ;
Navidi, Mir Mohammad .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2025, 53 (01) :512-544
12345