Digital Estimation and Calibration Algorithm for 2-order Nonlinearity Mismatch in Time-Interleaved Sampling System

被引：0
作者：
Wang, Yinan [1 ]
Xu, Hui [1 ]
Wang, Xi [1 ]
Sun, Zhaolin [1 ]
机构：
[1] Natl Univ Def Technol, Coll Elect Sci & Engn, Dept Circuit & Syst, Changsha 410073, Hunan, Peoples R China
来源：
2015 38TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2015年
关键词：
Channel mismatches; digital calibration; digital estimation; nonlinearity mismatch; time-interleaved analog-to-digital converters; RECONSTRUCTION; ERRORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Channel mismatches in time-interleaved sampling system would result in a significant decline in dynamic performance. Nonlinearity mismatch, as one kind of the channel mismatches, has not been widely investigated. In this paper, we present and evaluate the digital estimation and compensation method for the 2-order nonlinearity mismatch in an M-channel time-interleaved analog-to-digital converters (TIADC). Simulation results demonstrate that the foreground estimation method can perform fine accuracy. By employing adders and multipliers, the digital calibration method can bring a great improvement in the dynamic performance of TIADC.
引用
收藏
页数：5
相关论文
共 47 条
[21]   Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters [J].
Divi, Vijay ;
Wornell, Gregory W. .
IEEE JOURNAL OF SELECTED TOPICS IN SIGNAL PROCESSING, 2009, 3 (03) :509-522
[22]   Fully digital background calibration of channel mismatches in time-interleaved ADCs using recursive least square algorithm [J].
Van-Phuc Hoang ;
Van-Thanh Ta .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2021, 130 (130)
[23]   Channel mismatch calibration in time-interleaved ADCs based on one-dimensional optimization and trigger [J].
Pan Zhixiang ;
Ye Peng ;
Yang Kuojun ;
Huang Wuhuang ;
Gao Jian .
PROCEEDINGS OF 2019 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2019, :1780-1786
[24]   A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs [J].
Khan, Sadeque Reza ;
Hashmi, Adnan Ahmed ;
Choi, GoangSeog .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (08) :3303-3319
[25]   Calibration on timing skew mismatch of time-interleaved ADC based on optimized adaptive genetic algorithm back-propagation neural network [J].
Liu, Cheng ;
Zhao, Jiaqing ;
Zhang, Yang ;
Xi, Zhennan ;
Deng, Jiawei ;
Luo, Xiangdong .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2025, 53 (05) :3023-3038
[26]   Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters [J].
Camarero, D ;
Naviner, JF ;
Loumeau, P .
SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, :228-232
[27]   A simple, digital method for background estimation of timing mismatches in time-interleaved ADCs [J].
Konopacki, Jacek ;
Machniewski, Jan .
PRZEGLAD ELEKTROTECHNICZNY, 2022, 98 (09) :174-177
[28]   A 14-b 500 MSPS Time-Interleaved Analog-to-Digital Converter with Digital Background Calibration [J].
Huang, Xingfa ;
Fu, Dongbing ;
Hu, Rongbin ;
Pu, Jie ;
Shen, Xiaofeng ;
Li, Jing ;
Li, Liang .
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON MATERIAL, MECHANICAL AND MANUFACTURING ENGINEERING, 2015, 27 :934-937
[29]   All-Digital Blind Background Calibration Technique for Any Channel Time-Interleaved ADC [J].
Qiu, Yongtao ;
Liu, You-Jiang ;
Zhou, Jie ;
Zhang, Guifu ;
Chen, Dahai ;
Du, Niantong .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (08) :2503-2514
[30]   Adaptive Blind Timing Mismatch Calibration with Low Power Consumption in M-Channel Time-Interleaved ADC [J].
Liu, Sujuan ;
Ma, Haixiao ;
Lyu, Ning ;
Wang, Haojiang .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (11) :4861-4879
12345