System-level co-design methodology based on platform design flow for system-on-chip

被引:0
作者
Wen, Quan [1 ]
机构
[1] SE Univ, Dept Management Engn, Nanjing 210096, Peoples R China
[2] N Univ Minorities, Dept Comp Engn, Yinchuan 750021, Peoples R China
来源
7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN | 2006年
关键词
co-design; platform-based design; system level reuse; system-on-chip;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Synthesis methods are important elements in platform-based design methodologies. This paper addresses platform-based design for system-on-chip (SoC). It takes hardware/software co-design and high level design reuse as keys to SoCs design. Particularly, it uses existing designs as starting points for new system implementations and put more stress on system level reuse. First, it introduces a. system level co-exploration methodology and analyzes a typical platform-based design flow. Then it gives performance analysis and proposes a revised platform-based design flow. To support design technology innovations, several synthesis issues are discussed, such as platform reuse and configurable architecture. It also presents market-oriented views and introduces synthesis tools to support the co-design methodology.
引用
收藏
页码:246 / 249
页数:4
相关论文
共 9 条
[1]  
*CAD, 2001, VCC 2 1 PROD DOC
[2]   2003 technology roadmap for semiconductors [J].
Edenfeld, D ;
Kahng, AB ;
Rodgers, M ;
Zorian, Y .
COMPUTER, 2004, 37 (01) :47-+
[3]   SoC platform architecture for a network processor [J].
Ghattas, H ;
Mbaye, M ;
Bissou, JP ;
Savaria, Y .
INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, :49-52
[4]   System-level design: Orthogonalization of concerns and platform-based design [J].
Keutzer, K ;
Malik, S ;
Newton, AR ;
Rabaey, JM ;
Sangiovanni-Vincentelli, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) :1523-1543
[5]   Configurable platforms with dynamic platform management: an efficient alternative to application-specific system-on-chips [J].
Sekar, K ;
Lahiri, K ;
Dey, SJ .
17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, :307-315
[6]   Strategies for the integration of hardware and software IP components in embedded systems-on-chip [J].
Wagner, FR ;
Cesário, WO ;
Carro, L ;
Jerraya, AA .
INTEGRATION-THE VLSI JOURNAL, 2004, 37 (04) :223-252
[7]   System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms [J].
Wieferink, A ;
Doerper, M ;
Leupers, R ;
Ascheid, G ;
Meyr, H ;
Kogel, T ;
Braun, G ;
Nohl, A .
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01) :3-11
[8]   Augmenting platform-based design with synthesis tools [J].
Xie, Y ;
Xu, J ;
Wolf, W .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (02) :125-142
[9]  
Xiong ZH, 2004, INT C COMP SUPP COOP, P443