High Speed, Low Power 8T Full Adder Cell with 45% Improvement in Threshold Loss Problem

被引：0
|
作者：
Sharma, Tripti [1 ]
Singh, B. P. [1 ]
Sharma, K. G. [1 ]
Arora, Neha [1 ]
机构：
[1] MITS Deemed Univ, Elect & Commun Dept, Lakshmangarh, Rajasthan, India
来源：
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING | 2010年
关键词：
Full adder; high speed; low power; PDP; XOR gate; VLSI; XOR;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Full adder is an essential component for designing all types of processors viz. digital signal processors (DSP), microprocessors etc. Demands for the low power VLSI have been pushing the development of design methodologies aggressively to reduce the power consumption drastically. In most of the digital systems adder lies in the critical path that affects the overall speed of the system. So enhancing the performance of the 1-bit full adder cell is the main design aspect. The present study proposes a low power full adder cell with least MOS transistor count that reduces the serious problem of threshold loss. It considerably increases the speed. Result shows 45% improvement in threshold loss problem and considerable reduction in power consumption over the other types of adders with comparable performance. The simulation has been carried out on Tanner EDA tool on BSIM3v3 90nm and 130nm technologies.
引用
收藏
页码：272 / +
页数：3
相关论文
共 50 条
  • [21] Design of a Low Power, High Speed, Energy Efficient Full Adder Using Modified GDI and MVT Scheme in 45nm Technology
    Dhar, Krishnendu
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 36 - 41
  • [22] A Low Power 8T SRAM Cell Design technique for CNFET
    Kim, Young Bok
    Kim, Yong-Bin
    Lombardi, Fabrizio
    Lee, Young Jun
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 176 - +
  • [23] Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit
    Bhattacharyya, Partha
    Kundu, Bijoy
    Ghosh, Sovan
    Kumar, Vinay
    Dandapat, Anup
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (10) : 2001 - 2008
  • [24] A Survey on Different Modules of Low-Power High-Speed Hybrid Full Adder Circuits
    Saraswat, Vivek
    Kumar, Ankur
    Pal, Pratosh Kumar
    Nagaria, R. K.
    2017 4TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS (UPCON), 2017, : 323 - 328
  • [25] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
    Yadav, Ashish Kumar
    Shrivatava, Bhavana P.
    Dadoriya, Ajay Kumar
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
  • [26] A FinFET-based low-power, stable 8T SRAM cell with high yield
    Mani, Elangovan
    Nimmagadda, Padmaja
    Basha, Shaik Javid
    El-Meligy, Mohammed A.
    Mahmoud, Haitham A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2024, 175
  • [27] Single-Ended 8T SRAM cell with high SNM and low power/energy consumption
    Mohagheghi, Javad
    Ebrahimi, Behzad
    Torkzadeh, Pooya
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2023, 110 (10) : 1733 - 1755
  • [28] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
    M. Elangovan
    K. Gunavathi
    Transactions on Electrical and Electronic Materials, 2022, 23 : 272 - 287
  • [29] Low Power High Speed Full Adder Cell with XOR/XNOR Logic Gates in 90nmTechnology
    Manikannan, G.
    Mahendran, K.
    Prabakaran, P.
    2017 INTERNATIONAL CONFERENCE ON TECHNICAL ADVANCEMENTS IN COMPUTERS AND COMMUNICATIONS (ICTACC), 2017, : 61 - 65
  • [30] Effect of CNTFET Parameters on Novel High Stable and Low Power: 8T CNTFET SRAM Cell
    Elangovan, M.
    Gunavathi, K.
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (03) : 272 - 287
12345