共 12 条
[1]
Low power system on chip bus encoding scheme with crosstalk noise reduction capability
[J].
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES,
2006, 153 (02)
:101-108
[2]
Khan Z., 2006, COMPUTERS DIGITAL TE, V153, P108
[3]
Noise-aware power optimization for on-chip interconnect
[J].
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN,
2000,
:108-113
[4]
Why transition coding for power minimization of on-chip buses does not work
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:512-517
[5]
Najm F. N., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P446, DOI 10.1109/92.335013
[6]
Sanchez J, 2013, 28 C DES CIRC INT SY
[7]
Sanchez J, 2007, 22 C DES CIRC INT SY
[8]
Sanchez J, 2012, 27 C DES CIRC INT SY
[9]
Area and energy-efficient crosstalk avoidance codes for on-chip buses
[J].
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS,
2004,
:12-17