An integrated low-power CMOS up-conversion mixer using new stacked Marchand baluns

被引:0
作者
Lai, Ivan Chee Hong [1 ]
Fujishima, Minoru [1 ]
机构
[1] Univ Tokyo, Sch Frontier Sci, Kashiwa, Chiba 2778561, Japan
关键词
up-conversion mixer; low-power; Marchand balun; single-balanced Gilbert cell;
D O I
10.1093/ietele/e90-c.4.823
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated broadband up-conversion mixer with low power consumption is demonstrated on 90 nm CMOS technology in this paper. This mixer has a single-ended input and a multi-layer stacked Marchand balun is used for converting the differential output of the single-balanced mixer topology to a single-ended output. This balun employs inductive coupling between two metal layers and includes slotted shields to reduce substrate losses. The circuit size is 650 mu m x 570 mu m. At 22.1 GHz, the integrated mixer achieves a conversion gain of 2 dB with a maximum power dissipation of only 11.1 mW from a 1.2 V dc power supply at LO power of 5 dBm. Input referred 1-dB compression point is - 14.8 dBm. The LO and RF return loss are better than 10 dB for frequencies between 20-26 GHz.
引用
收藏
页码:823 / 828
页数:6
相关论文
共 50 条
[41]   HIGH LINEARITY 3.0-5.0 GHz ULTRAWIDEBAND CMOS UP-CONVERSION MIXER WITH PARALLEL CAPACITOR [J].
Murad, S. A. Z. ;
Shahimin, Mukhzeer Mohamad ;
Isa, Mohd Nazrin Md ;
Ismail, Rizalafande Che ;
Ahmad, Norhawati ;
Yasin, Mohd Najib Mohd .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2015, 57 (02) :427-429
[42]   Low voltage SiGe HBT up-conversion mixer for 5.8GHz WLAN [J].
Myoung, NG ;
Choi, BG ;
Park, CS .
2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, :435-438
[43]   A 60-GHz double-balanced mixer with negative resistance compensation for direct up-conversion using 90-nm CMOS technology [J].
Tsai, Tzung-Min ;
Lin, Yo-Sheng .
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (03) :536-543
[44]   Design and Implementation of a High-Performance W-Band Up-Conversion Mixer in 90 nm CMOS [J].
Lin, Yo-Sheng ;
Liu, Run-Chi ;
Wang, Chien-Chin .
SMART SCIENCE, 2015, 3 (03) :142-147
[45]   Design of a new CMOS Low-Power Analogue Neuron [J].
Ghomi, Andisheh ;
Dolatshahi, Mehdi .
IETE JOURNAL OF RESEARCH, 2018, 64 (01) :67-75
[46]   Low-power K-band Pseudo-Stacked Mixer with Linearity Enhancement Technique [J].
Shiramizu, Nobuhiro ;
Masuda, Toni ;
Nakamura, Takahiro ;
Washio, Katsuyoshi .
PROCEEDINGS OF THE 2009 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2009, :59-62
[47]   A 51 to 65 GHz Low-Power Bulk-Driven Mixer Using 0.13 μm CMOS Technology [J].
Wang, Che-Yu ;
Tsai, Jeng-Han .
IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (08) :521-523
[48]   A New Low-Power CMOS Dynamic Logic Circuit [J].
Jia, Song ;
Lyu, Shigong ;
Meng, Qinglong ;
Wu, Fengfeng ;
Xu, Heqing .
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[49]   60 GHz Up-Conversion Mixer with Wide IF Bandwidth using Transformer-based Negative Feedback in 65-nm CMOS [J].
Lee, Joong Geun ;
Park, Geon Ho ;
Byeon, Chul Woo ;
Park, Chul Soon .
PROCEEDINGS OF THE 2019 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2019, :732-734
[50]   58-GHz Up-Conversion Mixer Using Capacitive Cross-Coupling Neutralization in 180-nm CMOS Technology [J].
Sahara, Kenta ;
Takano, Kyoya ;
Umeda, Yohtaro ;
Hara, Shinsuke ;
Kasamatsu, Akifumi .
2021 13TH GLOBAL SYMPOSIUM ON MILLIMETER-WAVES & TERAHERTZ (GSMM), 2021,