Advanced hybrid SVPWM techniques for two level VSI

被引:0
|
作者
Vivek, G. [1 ]
Nair, Meenu D. [2 ]
Biswas, Jayanta [3 ]
Barai, Mukti [4 ]
机构
[1] Bombardier Transportat, Vadodara, India
[2] Karpagam Coll Engn, Dept Elect & Elect Engn, Coimbatore, Tamil Nadu, India
[3] Christ Univ, Dept Comp Sci, Bangalore, Karnataka, India
[4] NIT Calicut, Dept Elect Engn, Calicut, Kerala, India
关键词
Pulse width modulated inverters; multiple Division Active Vector (MDAVT); induction motor drives; SPACE VECTOR APPROACH; PART; PWM; STRATEGIES; RIPPLE; MINIMIZATION;
D O I
10.1080/00207217.2020.1870728
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper brings an advanced class of hybrid SVPWM techniques for medium voltage drive applications with two-level inverter which employs multiple division of active vector time (MDAVT) switching sequences to reduce total harmonic distortion (THD) and switching loss. The proposed hybrid SVPWM techniques are categorised based on the principle of bus-clamping strategies. Multiple division active vector time (MDAVT) switching sequences are used in the proposed strategies. The newly developed MDAVT switching strategies produce PWM waveform for all odd and even pulse number and maintain the symmetry of the voltage waveform. This work compares different MDAVT switching sequences based on modulation index and location of the clamping position (zero vector changing angle) of a phase in a line cycle. The proposed techniques lead to the reduction in weighted total harmonic distortion of line voltage (Vwthd) as well as switching loss. The results point to the superior order of performance of the developed MDAVT sequences in the various ranges of operation of modulation index and power factor values. The superior harmonic performance and switching loss characteristics of the MDAVT PWM techniques over the conventional SVPWM is experimentally verifiedona415 V, 2 hp induction motor drive.
引用
收藏
页码:1439 / 1464
页数:26
相关论文
共 50 条
  • [1] Design space exploration of optimized hybrid SVPWM techniques based on spatial region for three level VSI
    Vivek, G.
    Nair, Meenu D.
    Biswas, Jayanta
    Barai, Mukti
    ELECTRICAL ENGINEERING, 2021, 103 (05) : 2473 - 2495
  • [2] Synchronized SVPWM Algorithm for Overmodulation Region for Three-Level VSI
    Veeranna, Sreenivasappa B.
    Yaragatti, Udaykumar R.
    Beig, Abdul Rahiman
    IECON 2010 - 36TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2010,
  • [3] Study On Hybrid SVPWM Sequences For Two Level VSIs
    Vivek, G.
    Biswas, Jayanta
    2017 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2017, : 219 - 224
  • [4] Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms
    Beig, Abdul Rahiman
    Narayanan, G.
    Ranganathan, V. T.
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (01) : 486 - 494
  • [5] Optimised Design and Implementation of SVPWM Switching sequences for Five level VSI
    Vivek, G.
    Biswas, Jayanta
    Muthavarapu, Aswini Kumar
    Nair, Meenu D.
    Barai, Mukti
    2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
  • [6] Simplified double switching SVPWM implementation for three-level VSI
    Vivek, Gopinathan
    Biswas, Jayanta
    Nair, Meenu D.
    Beret, Mukti
    JOURNAL OF ENGINEERING-JOE, 2019, 2019 (11): : 8257 - 8269
  • [7] Comparative Study of Minimum Ripple Switching Loss PWM Hybrid Sequences for Two-level VSI Drives
    Vivek, G.
    Biswas, Jayanta
    Nair, Meenu D.
    Barai, Mukti
    JOURNAL OF POWER ELECTRONICS, 2018, 18 (06) : 1729 - 1750
  • [8] An Optimum Hybrid SVPWM Technique for Three Level Inverter
    Nair, Meenu D.
    Vivek, G.
    Barai, Mukti
    Biswas, Jayanta
    2018 3RD INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2018,
  • [9] Discontinuous SVPWM Techniques of Three-Leg VSI-Fed Balanced Two-Phase Loads for Reduced Switching Losses and Current Ripple
    Charumit, Chakrapong
    Kinnares, Vijit
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (04) : 2191 - 2204
  • [10] A Harmonic Suppression SVPWM Strategy for the Asymmetric Six-Phase Motor Fed by Two-Level Six-Phase VSI Operating in the Overmodulation Region
    Zhao, Li
    Huang, Shoudao
    Zheng, Jian
    Gao, Yuan
    ENERGIES, 2022, 15 (20)