GUSTO: An Automatic Generation and Optimization Tool for Matrix Inversion Architectures

被引:11
作者
Irturk, Ali [1 ]
Benson, Bridget [1 ]
Mirzaei, Shahnam [2 ]
Kastner, Ryan [1 ]
机构
[1] Univ Calif San Diego, Dept Comp Sci & Engn, San Diego, CA 92093 USA
[2] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
关键词
Performance; Design; Experimentation; Field programmable gate arrays (FPGAs); matrix inversion; design space exploration;
D O I
10.1145/1721695.1721698
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Matrix inversion is a common function found in many algorithms used in wireless communication systems. As FPGAs become an increasingly attractive platform for wireless communication, it is important to understand the trade-offs in designing a matrix inversion core on an FPGA. This article describes a matrix inversion core generator tool, GUSTO, that we developed to ease the design space exploration across different matrix inversion architectures. GUSTO is the first tool of its kind to provide automatic generation of a variety of general-purpose matrix inversion architectures with different parameterization options. GUSTO also provides an optimized application-specific architecture with an average of 59% area decrease and 3X throughput increase over its general-purpose architecture. The optimized architectures generated by GUSTO provide comparable results to published matrix inversion architecture implementations, but offer the advantage of providing the designer the ability to study the trade-offs between architectures with different design parameters.
引用
收藏
页数:21
相关论文
共 18 条
[1]   Space-time turbo equalization in frequency-selective MIMO channels [J].
Abe, T ;
Matsumoto, T .
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2003, 52 (03) :469-475
[2]   A MIMO turbo equalizer for frequency-selective channels with unknown interference [J].
Abe, T ;
Tomisato, S ;
Matsumoto, T .
IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2003, 52 (03) :476-482
[3]  
[Anonymous], 2005, IEEE Std 802.11
[4]  
[Anonymous], 80216 IEEE
[5]  
BJORCK A, 1992, SIAM J MATRIX ANAL A, V13, P176
[6]  
BJORCK A, 1994, LINEAR ALGEBRA APPL, V198, P297
[7]  
Cagley RE, 2007, IEEE WCNC, P578
[8]   A scalable pipelined complex valued matrix inversion architecture [J].
Edman, F ;
Öwall, V .
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, :4489-4492
[9]   Efficient complex matrix inversion for MIMO software defined radio [J].
Eilert, Johan ;
Wu, Di ;
Liu, Dake .
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, :2610-2613
[10]  
Golub G. H., 1996, MATRIX COMPUTATIONS