OpenMP on FPGAs - A Survey

被引:14
作者
Mayer, Florian [1 ]
Knaust, Marius [2 ]
Philippsen, Michael [1 ]
机构
[1] Friedrich Alexander Univ Erlangen Nurnberg FAU, Programming Syst Grp, Erlangen, Germany
[2] Zuse Inst Berlin, Berlin, Germany
来源
OPENMP: CONQUERING THE FULL HARDWARE SPECTRUM, IWOMP 2019 | 2019年 / 11718卷
关键词
D O I
10.1007/978-3-030-28596-8_7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Due to the ubiquity of OpenMP and the rise of FPGA-based accelerators in the HPC world, several research groups have attempted to bring the two together by building OpenMP-to-FPGA compilers. This paper is a survey of the current state of the art (with a focus on the OpenMP target pragma). It first introduces and explains a design space for the compilers. Design space dimensions include how FPGA infrastructure is generated, how work is distributed, and where/how target outlining is done. A table concisely condenses the available information on the surveyed projects which are also summarized and compared. The paper concludes with possible future research directions.
引用
收藏
页码:94 / 108
页数:15
相关论文
共 38 条
[1]  
Adept, AD BENCHM SUIT
[2]  
[Anonymous], MicroBlaze Soft Processor
[3]  
[Anonymous], IMP CODEVELOPER
[4]  
Barcelona Supercomputing Center, REP MERC C C FORTR S
[5]  
Barcelona Supercomputing Center, MERC C C FORT SOURC
[6]  
Barcelona Supercomputing Center, OMPSS PROGR MOD
[7]  
Bosch J., 2018, P INT C FIELD PROGR
[8]   OpenMP extensions for FPGA Accelerators [J].
Cabrera, Daniel ;
Martorell, Xavier ;
Gaydadjiev, Georgi ;
Ayguade, Eduard ;
Jimenez-Gonzalez, Daniel .
2009 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2009, :17-+
[9]  
Canis A., LEGUP HIGH LEVEL SYN
[10]  
Canis A, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P33