Low complexity equivalent circuit models for VLSI interconnects

被引:5
|
作者
Telescu, M. [1 ]
Tanguy, N. [1 ]
Brehonnet, P. [1 ]
Vilbe, P. [1 ]
Calvez, L. C. [1 ]
机构
[1] CNRS, LEST, UMR 6165, CS 93837, F-29238 Brest 3, France
关键词
D O I
10.1109/SPI.2006.289242
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a technique for generating low complexity equivalent circuit models for VLSI circuit interconnects via the Laguerre-Gram model order reduction (MOR) method developed by our team. We discuss model passivity and equivalent circuit implementation and then show the advantages of our method in preserving important signal parameters such as rise time, delay and overshoot.
引用
收藏
页码:271 / +
页数:3
相关论文
共 50 条
  • [41] Equivalent Circuit Models for Silicon Photonics Devices
    Choi, Woo-Young
    Shin, Myungjin
    Lee, Jeong-Min
    Zimmermann, Lars
    2016 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2016,
  • [42] Equivalent Circuit Models for Resonant and PWM Switches
    Vorperian, Vatche
    Tymerski, Richard
    Lee, Fred C. Y.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 1989, 4 (02) : 205 - 214
  • [43] Equivalent Circuit Models of Finite Slot Antennas
    van Schelven, Ralph M.
    Cavallo, Daniele
    Neto, Andrea
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2019, 67 (07) : 4367 - 4376
  • [44] Network equivalent models for short circuit analysis
    Miu, KN
    Mao, YM
    2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2002, : 862 - 865
  • [45] Performance Simulation for EVPD with Equivalent Circuit Models
    Li, Zhihua
    Wan, Lixi
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 407 - 409
  • [46] HOLOGRAPHIC OPTICAL INTERCONNECTS FOR VLSI
    BERGMAN, LA
    WU, WH
    JOHNSTON, AR
    NIXON, R
    ESENER, SC
    GUEST, CC
    YU, P
    DRABIK, TJ
    FELDMAN, M
    LEE, SH
    OPTICAL ENGINEERING, 1986, 25 (10) : 1109 - 1118
  • [47] Fast simulation of VLSI interconnects
    Jain, J
    Koh, CK
    Balakrishnan, V
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 93 - 98
  • [48] DEPOSITION PROCESSES AND VLSI INTERCONNECTS
    WAITS, RK
    SOLID STATE TECHNOLOGY, 1982, 25 (12) : 53 - 53
  • [49] VLSI Implementation of Low -Complexity Reed Solomon Decoder
    Mhaske, Samir D.
    Ghodeswar, Ujwala
    Sarate, G. G.
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [50] A comparative study of equivalent circuit models and enhanced equivalent circuit models of lithium-ion batteries with different model structures
    Liu, Guangming
    Lu, Languang
    Fu, Hong
    Hua, Jianfeng
    Li, Jianqiu
    Ouyang, Minggao
    Wang, Yanjing
    Xue, Shan
    Chen, Ping
    2014 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE AND EXPO (ITEC) ASIA-PACIFIC 2014, 2014,