Low complexity equivalent circuit models for VLSI interconnects

被引:5
|
作者
Telescu, M. [1 ]
Tanguy, N. [1 ]
Brehonnet, P. [1 ]
Vilbe, P. [1 ]
Calvez, L. C. [1 ]
机构
[1] CNRS, LEST, UMR 6165, CS 93837, F-29238 Brest 3, France
关键词
D O I
10.1109/SPI.2006.289242
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper we present a technique for generating low complexity equivalent circuit models for VLSI circuit interconnects via the Laguerre-Gram model order reduction (MOR) method developed by our team. We discuss model passivity and equivalent circuit implementation and then show the advantages of our method in preserving important signal parameters such as rise time, delay and overshoot.
引用
收藏
页码:271 / +
页数:3
相关论文
共 50 条
  • [31] Low power VLSI CMOS circuit design
    Elmasry, MI
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 4 - 4
  • [32] Circuit Models of Carbon-Based Interconnects for Nanopackaging
    Chiariello, Andrea Gaetano
    Maffucci, Antonio
    Miano, Giovanni
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2013, 3 (11): : 1926 - 1937
  • [33] Design RF Magnetic Devices With Linear and Nonlinear Equivalent Circuit Models: Demystify RF Magnetics With Equivalent Circuit Models
    Gao, Qian
    Fordham, Mason Ernest
    Gu, Wei
    Cui, Han
    Wang, Yuanxun Ethan
    IEEE MICROWAVE MAGAZINE, 2022, 23 (11) : 28 - 47
  • [34] Dynamic Admittance and Equivalent Circuit Model of Graphene Nanoribbon Interconnects at THz Frequencies
    Chen, Zhidong
    Zhang, Jinyu
    Yu, Zhiping
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2010, 7 (11) : 2331 - 2337
  • [35] EQUIVALENT-CIRCUIT MODELING OF INTERCONNECTS FROM TIME-DOMAIN MEASUREMENTS
    JONG, JM
    JANKO, B
    TRIPATHI, V
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (01): : 119 - 126
  • [36] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    Journal of Semiconductors, 2017, 38 (10) : 83 - 87
  • [37] A Low Power Novel Encoding Technique for RC Modelled VLSI Interconnects
    Verma, Shashi Kant
    Kaushik, Brajesh Kumar
    Soni, Sanjay Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 471 - 478
  • [38] High-speed and low-power repeater for VLSI interconnects
    A.Karthikeyan
    P.S.Mallick
    Journal of Semiconductors, 2017, (10) : 83 - 87
  • [39] Accurate and Efficient Low-Frequency Solution of Partial Element Equivalent Circuit Models
    Lombardi, Luigi
    Romano, Daniele
    Antonini, Giulio
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (05) : 1514 - 1522
  • [40] EQUIVALENT-CIRCUIT MODELS FOR ELECTRONIC CERAMICS
    PANDEY, L
    PARKASH, O
    KATARE, RK
    KUMAR, D
    BULLETIN OF MATERIALS SCIENCE, 1995, 18 (05) : 563 - 576