Low complexity equivalent circuit models for VLSI interconnects

被引：5

作者：

Telescu, M. ^{[1
]}

Tanguy, N. ^{[1
]}

Brehonnet, P. ^{[1
]}

Vilbe, P. ^{[1
]}

Calvez, L. C. ^{[1
]}

机构：

[1] CNRS, LEST, UMR 6165, CS 93837, F-29238 Brest 3, France

来源：

10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/SPI.2006.289242

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper we present a technique for generating low complexity equivalent circuit models for VLSI circuit interconnects via the Laguerre-Gram model order reduction (MOR) method developed by our team. We discuss model passivity and equivalent circuit implementation and then show the advantages of our method in preserving important signal parameters such as rise time, delay and overshoot.

引用

页码：271 / +

页数：3

共 50 条

[1] Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects
Verbeek, ME
INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2004, 17 (01) : 61 - 84
[2] Global Interconnects in VLSI Complexity Single Flux Quantum Systems
Jabbari, Tahereh
Friedman, Eby G.
2020 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2020,
[3] A CIRCUIT MODEL OF A SYSTEM OF VLSI INTERCONNECTS FOR TIME RESPONSE COMPUTATION
WANG, R
WING, O
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1991, 39 (04) : 688 - 693
[4] On the circuit and VLSI complexity of threshold gate COMPARISON
Beiu, V
NEUROCOMPUTING, 1998, 19 (1-3) : 77 - 98
[5] An accurate equivalent circuit model of flip chip interconnects
Ghouz, HHM
ElSharawy, EB
1996 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 1996, : 1827 - 1830
[6] Estimation of Crosstalk Noise for RLC Interconnects in Deep Submicron VLSI Circuit
Maniruzzaman, Md.
Ahmed, Shakil
Fattah, Galib Md.
Toma, Rafia Nishat
2ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATION COMMUNICATION TECHNOLOGY (ICEEICT 2015), 2015,
[7] Finite-Difference Analysis of Interconnects With Frequency-Dependent Parameters Based on Equivalent Circuit Models
Tang, Min
Mao, Junfa
IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2010, 33 (02): : 457 - 467
[8] High speed RLC equivalent RC delay model for global VLSI interconnects
Sunil Jadav
Munish vashishath
Rajeevan Chandel
Analog Integrated Circuits and Signal Processing, 2019, 100 : 109 - 117
[9] Partial Element Equivalent Circuit Method Modeling of Silicon Interconnects
Lombardi, Luigi
Romano, Daniele
Antonini, Giulio
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (12) : 4794 - 4801
[10] Equivalent circuit model of on-wafer CMOS interconnects for RFICs
Shi, XM
Ma, JG
Yeo, KS
Do, MA
Li, EP
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (09) : 1060 - 1071

← 1 2 3 4 5 →