Slew-Rate and Gain Enhancement in Two Stage Operational Amplifiers

被引：29

作者：

Perez, Aldo Pena ^{[1
]}

Kumar, Nithin Y. B. ^{[1
]}

Bonizzoni, Edoardo ^{[1
]}

Maloberti, Franco ^{[1
]}

机构：

[1] Univ Pavia, Dept Elect, I-27100 Pavia, Italy

来源：

ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5 | 2009年

关键词：

D O I：

10.1109/ISCAS.2009.5118305

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

A two stage op-amp with an effective technique to enhance slew-rate and gain is presented. The enhancement is provided by an auxiliary monitor circuit which is activated in stewing conditions, but can contribute to the gain in normal conditions. The amplifier, simulated in a 0.18 mu m technology, achieves 74 dB DC gain, 160 MHz bandwidth and 26.8 V/mu s slew-rate for a load capacitance of 1.75 pF with 362 mu W power consumption, considering a supply voltage of 1.8 V.

引用

页码：2485 / 2488

页数：4

共 8 条

[1]

HUANG H, 2003, P IEEE INT S CIRC SY, V1, pI265

[2]

Huang HY, 2006, IEEE INT SYMP CIRC S, P907

[3] A VERY-HIGH-SLEW-RATE CMOS OPERATIONAL-AMPLIFIER [J].

KLINKE, R ;

HOSTICKA, BJ ;

PFLEIDERER, HJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) :744-746

[4]

Lee H, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, P831

[5]

LEE H, 2001, P IEEE INT S CIRC SY, V1, P220

[6]

Maloberti F., 2001, ANALOG DESIGN CMOS V

[7] SLEW RATE ENHANCEMENT TECHNIQUE FOR CMOS OUTPUT BUFFERS [J].

NAGARAJ, K .

ELECTRONICS LETTERS, 1989, 25 (19) :1304-1305

[8]

THOMSEN A, 1998, S VLSI CIRC, P220

← 1 →