Dynamic logic architecture based on piecewise-linear systems

被引：9

作者：

Peng, Haipeng ^{[1
,2
,3
]}

Liu, Fei ^{[1
]}

Li, Lixiang ^{[1
,2
,3
]}

Yang, Yixian ^{[1
,2
,3
]}

Wang, Xue ^{[1
]}

机构：

[1] Beijing Univ Posts & Telecommun, Informat Secur Ctr, State Key Lab Networking & Switching Technol, Beijing 100876, Peoples R China

[2] Beijing Univ Posts & Telecommun, Key Lab Network & Informat Attack & Def Technol, Minist Educ, Beijing 100876, Peoples R China

[3] Beijing Univ Posts & Telecommun, Natl Engn Lab Disaster Backup & Recovery, Beijing 100876, Peoples R China

来源：

PHYSICS LETTERS A | 2010年 / 374卷 / 13-14期

基金：

中国国家自然科学基金;

关键词：

Chaotic computing; Piecewise-linear system; Logic operations;

D O I：

10.1016/j.physleta.2010.01.031

中图分类号：

O4 [物理学];

学科分类号：

0702 ;

摘要：

This Letter explores piecewise-linear systems to construct dynamic logic architecture. The proposed schemes can discriminate the two input signals and obtain 16 kinds of logic operations by different combinations of parameters and conditions for determining the output. Each logic cell performs more flexibly, that makes it possible to achieve complex logic operations more simply and construct computing architecture with less logic cells. We also analyze the various performances of our schemes under different conditions and the characteristics of these schemes. (C) 2010 Elsevier B.V. All rights reserved.

引用

页码：1450 / 1456

页数：7

共 12 条

[1]

CAFAGNA D, 2005, INT S SIGNALS CIRCUI, V2, P749

[2] Optoelectronic realisation of NOR logic gate using chaotic two-section lasers [J].

Chlouverakis, KE ;

Adams, MJ .

ELECTRONICS LETTERS, 2005, 41 (06) :359-360

[3] Fault tolerance and detection in chaotic computers [J].

Jahed-Motlagh, Mohammad R. ;

Kia, Behnam ;

Ditto, William L. ;

Sinha, Sudeshna .

INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2007, 17 (06) :1955-1968

[4]

Kuo D, 2005, IEEE POTENTIALS, V24, P13, DOI 10.1109/MP.2005.1462459

[5]

MUNAKATA T, 2000, IEEE T CIRCUITS SYST, V49, P1629

[6] Reliable Logic Circuit Elements that Exploit Nonlinearity in the Presence of a Noise Floor [J].

Murali, K. ;

Sinha, Sudeshna ;

Ditto, William L. ;

Bulsara, Adi R. .

PHYSICAL REVIEW LETTERS, 2009, 102 (10)

[7] Using synchronization to obtain dynamic logic gates [J].

Murali, K. ;

Sinha, Sudeshna .

PHYSICAL REVIEW E, 2007, 75 (02)

[8] Harnessing piecewise-linear systems to construct dynamic logic architecture [J].

Peng, Haipeng ;

Yang, Yixian ;

Li, Lixiang ;

Luo, Hong .

CHAOS, 2008, 18 (03)

[9] Nonlinearity and computation: implementing logic as a nonlinear dynamical system [J].

Prusha, BS ;

Lindner, JF .

PHYSICS LETTERS A, 1999, 263 (1-2) :105-111

[10] Computing with distributed chaos [J].

Sinha, S ;

Ditto, WL .

PHYSICAL REVIEW E, 1999, 60 (01) :363-377

← 1 2 →