Efficient design of modified booth multipliers for predetermined coefficients

被引:0
|
作者
Kim, Young Eun [1 ]
Yoon, J. O.
Cho, K. J.
Chung, J. G.
Cho, S. I.
Choi, S. S.
机构
[1] Chonbuk Natl Univ, Div Elect & Informat Engn, Jeonju, South Korea
[2] Elect & Telecommun Res Inst, Taejon 305606, South Korea
来源
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Some digital signal processing applications, such as FFT's, request multiplications with a group (or, groups) of a few predetermined coefficients. In this paper, based on the variation of the modified Booth encoding method, an efficient modified Booth multiplier design method for predetermined coefficient groups is proposed. In the case of pulse-shaping filter design used in CDMA, it is shown that by the proposed method, area and power consumption can be reduced up to 44% and 48%, respectively, compared with the conventional designs. Also, it is shown that in the case of 128-point radix-2(4) FFT, the area and power consumption can he reduced by 18% and 36%, respectively.
引用
收藏
页码:2717 / 2720
页数:4
相关论文
共 50 条
  • [1] Low power small area modified booth multiplier design for predetermined coefficients
    Kim, Yong-Eun
    Cho, Kyung-Ju
    Chung, Jin-Gyun
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (03) : 694 - 697
  • [2] Design of C-testable modified-Booth multipliers
    Boateng, Kwame Osei
    Takahashi, Hiroshi
    Takamatsu, Yuzo
    IEICE Transactions on Information and Systems, 2000, E-83-D (10) : 1868 - 1878
  • [3] Design of C-testable modified-booth multipliers
    Boateng, KO
    Takahashi, H
    Takamatsu, Y
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2000, E83D (10): : 1868 - 1878
  • [4] Design and Analysis of Area and Power Efficient Approximate Booth Multipliers
    Venkatachalam, Suganthi
    Adams, Elizabeth
    Lee, Hyuk Jae
    Ko, Seok-Bum
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (11) : 1697 - 1703
  • [5] Design and FPGA implementation of digit-serial modified booth multipliers
    Satyanarayana, JH
    Nowrouzian, B
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1996, 6 (05) : 485 - 501
  • [6] Design of c-testable multipliers based on the modified booth algorithm
    Boateng, KO
    Takahashi, H
    Takamatsu, Y
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 42 - 47
  • [7] Design of high-speed modified booth multipliers operating at GHz ranges
    Kim, Soojin
    Cho, Kyeongsoon
    World Academy of Science, Engineering and Technology, 2010, 61 : 1 - 4
  • [8] Design of high-speed modified booth multipliers operating at GHz ranges
    Kim, Soojin
    Cho, Kyeongsoon
    World Academy of Science, Engineering and Technology, 2010, 37 : 1 - 4
  • [9] Modified Booth Multipliers With a Regular Partial Product Array
    Kuang, Shiann-Rong
    Wang, Jiun-Ping
    Guo, Cang-Yuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (05) : 404 - 408
  • [10] Adiabatic tree multipliers using modified Booth algorithm
    Wang, Ling
    Hu, Jianping
    Li, Hong
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 161 - 164