An evolutionary-based methodology for symbolic simplification of analog circuits using genetic algorithm and simulated annealing

被引:35
作者
Shokouhifar, Mohammad [1 ]
Jalali, Ali [1 ]
机构
[1] Shahid Beheshti Univ, GC, Dept Elect & Comp Engn, Tehran, Iran
关键词
Simplified symbolic analysis; Analog circuits; Modified nodal analysis; Multi-objective optimization; Genetic algorithm; Simulated annealing;
D O I
10.1016/j.eswa.2014.09.030
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, an evolutionary-based multi-objective criterion is introduced for simplified symbolic smallsignal analysis of analog circuits containing MOSFETs. After circuit analysis via modified nodal analysis technique, the derived exact symbolic transfer function of the circuit behavior is automatically simplified. In contrast to traditional simplification criteria, the main objective of our criterion is to control the final simplification error rate. The proposed simplification methodology can be performed by such optimization algorithms as local-search algorithms, heuristic algorithms, swarm intelligence algorithms, etc. In this paper, a hybrid algorithm based on genetic algorithm and simulated annealing is applied to validate the proposed methodology. It is remarkable that all steps including netlist text processing, symbolic analysis, post-processing, simplification, and numerical analysis are consecutively derived in an m-file MATLAB program. The proposed methodology was successfully tested on three analog circuits, and the numerical results were compared with HSPICE. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:1189 / 1201
页数:13
相关论文
共 26 条
  • [1] [Anonymous], MIDW S CIRC SYST
  • [2] [Anonymous], ALTA FREQ
  • [3] [Anonymous], 22 INT C RAD
  • [4] de Roo F, 2013, IEEE DECIS CONTR P, P3205, DOI 10.1109/CDC.2013.6760372
  • [5] Fernandez F., 1998, Symbolic Analysis Techniques - Applications to Analog Design Automation
  • [6] Fernandez F. V., 1991, Analog Integrated Circuits and Signal Processing, V1, P183, DOI 10.1007/BF00195622
  • [7] ISAAC - A SYMBOLIC SIMULATOR FOR ANALOG INTEGRATED-CIRCUITS
    GIELEN, GGE
    WALSCHARTS, HCC
    SANSEN, WMC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1587 - 1597
  • [8] Approximate symbolic analysis of hierarchically decomposed analog circuits
    Guerra, O
    Roca, E
    Fernández, FV
    Rodríguez-Vázquez, A
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 31 (02) : 131 - 145
  • [9] A HIERARCHICAL NETWORK APPROACH TO SYMBOLIC ANALYSIS OF LARGE-SCALE NETWORKS
    HASSOUN, MM
    LIN, PM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 1995, 42 (04) : 201 - 211
  • [10] HO CW, 1975, IEEE T CIRCUITS SYST, VCA22, P504, DOI 10.1109/TCS.1975.1084079