Input filter design for power factor correction circuits

被引:168
作者
Vlatkovic, V [1 ]
Borojevic, D [1 ]
Lee, FC [1 ]
机构
[1] VIRGINIA POLYTECH INST & STATE UNIV,BRADLEY DEPT ELECT ENGN,VIRGINIA POWER ELECTR CTR,BLACKSBURG,VA 24061
关键词
D O I
10.1109/63.484433
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The issues involved in the design of PFC circuit input filters are significantly different from those involved in the design of input filters for dc de converters, In many cases, the EMI and power factor requirements are impossible to meet using the existing filtering technology, This paper proposes the use of high order elliptic filters to achieve the required EMI attenuation and power factor. The new input filter technology provides a significant filter size reduction over the standard filter designs, minimizes the filter-converter interaction, and maintains a good converter power factor. New active and passive filter damping methods that guarantee optimal filter pole damping, while virtually eliminating damping resistor power dissipation, are proposed, The filter design procedure that makes possible a simple and fast design of filters with an arbitrary number of stages is also presented.
引用
收藏
页码:199 / 205
页数:7
相关论文
共 8 条
[1]  
CHO BH, 1991, INTELEC 91, P220
[2]  
HITI S, 1993, IEEE POWER ELECTRON, P648, DOI 10.1109/PESC.1993.471994
[3]  
Middlebrook R. D., 1976, P IEEE IND APPL SOC, P94
[4]  
NAVE MJ, 1991, POWER LINE FILTER DE
[5]  
REIS DFS, 1993, IEEE INTERNAT C IND, P965
[6]  
VLATKOVIC V, 1992, IEEE POWER ELECTRON, P1352
[7]  
Zverev A.I., 1967, HDB FILTER SYNTHESIS
[8]  
1991, APEX HYBRID IC HDB